



## Goals for Today


- Hardware Support for Synchronization
- Higher-level Synchronization Abstractions
  - Semaphores, monitors, and condition variables
- Programming paradigms for concurrent programs





Note: Some slides and/or pictures in the following are adapted from slides ©2005 Silberschatz, Galvin, and Gagne. Many slides generated from my lecture notes by Kubiatowicz. 2/11/08 Joseph C5162 ©UCB Spring 2008 Lec 6.5





















Interrupt disable and enable across context switches			Ato	mic Read-Modify-Write instruct	ions						
• An important point about structuring code:			<ul> <li>Problems with previous solution:</li> </ul>								
<ul> <li>In Nachos code you will see lots of comments about assumptions made concerning when interrupts disabled</li> </ul>			- Can't give lock implementation to users - Doesn't work well on multiprocessor or multi-core CPU								
<ul> <li>This is an example of where modifications to and assumptions about program state can't be localized</li> </ul>				ling interrupts on all processors/cores r ages and would be very time consuming	requires						
within a small body of code			<ul> <li>Alternative: atomic instruction sequences</li> </ul>								
<ul> <li>In these cases it is possible for your program to eventually "acquire" bugs as people modify code</li> <li>Other cases where this will be a concern?</li> <li>What about exceptions that occur after lock is acquired? Who releases the lock? mylock.acquire(); a = b / 0; </li> </ul>			<ul> <li>These instructions read a value from memory and write a new value atomically</li> <li>Hardware is responsible for implementing this correctly » on both uniprocessors (not too hard)</li> <li>» and multiprocessors/multi-core (requires help from cache coherence protocol)</li> <li>Unlike disabling interrupts, can be used on</li> </ul>								
						<pre>mylock.release()</pre>			uniprocessors, multiprocessors, and multi-core CPUs		
						2/11/08	Joseph C5162 ©UCB Spring 2008	Lec 6.15	2/11/08	Joseph CS162 ©UCB Spring 2008	Lec 6.16





```
/* most architectures */
• test&set (&address) {
    result = M[address];
      M[address] = 1;
      return result;
  }


    swap (&address, register) { /* x86 */

       temp = M[address];
      M[address] = register;
      register = temp;
  }
• compare&swap (&address, reg1, reg2) { /* 68000 */
      if (reg1 == M[address]) {
          M[address] = reg2;
          return success;
       } else {
          return failure;
  }
• load-linked&store conditional(&address) {
      /* R4000, alpha */
      loop:
          11 r1, M[address];
          movi r2, 1;
                                 /* Can do arbitrary comp */
          sc r2, M[address];
          begz r2, loop;
  }
2/11/08
                      Joseph CS162 ©UCB Spring 2008
                                                             Lec 6.17
```









Semaphores

Joseph CS162 ©UCB Spring 2008

Semaphores are a kind of generalized lock


become positive, then decrements it by 1

» Think of this as the wait() operation


by 1, waking up a waiting P, if any » This of this as the signal() operation

2/11/08

- First defined by Dijkstra in late 60s





BREAK



Correctness constraints for solution				
• Correctness Constraints:				
<ul> <li>Consumer must wait for producer to fill buffers, if none full (scheduling constraint)</li> </ul>				
<ul> <li>Producer must wait for consumer to empty buffers, if all full (scheduling constraint)</li> </ul>				
<ul> <li>Only one thread can manipulate buffer queue at a time (mutual exclusion)</li> </ul>				
<ul> <li>Remember why we need mutual exclusion</li> </ul>				
- Because computers are stupid				
<ul> <li>Imagine if in real life: the delivery person is filling the machine and somebody comes up and tries to stick their money into the machine</li> </ul>				
<ul> <li>General rule of thumb: Use a separate semaphore for each constraint</li> </ul>				
- Semaphore fullBuffers; // consumer's constraint				
- Semaphore emptyBuffers;// producer's constraint				
- Semaphore mutex; // mutual exclusion 2/11/08 Joseph CS162 ©UCB Spring 2008 Lec 6.27				

Full Solution t	o Bounded Buffer
Semaphore fullBuffer = 0;	// Initially, no coke
Semaphore emptyBuffers =	<pre>numBuffers;     // Initially, num empty slots</pre>
Semaphore mutex = 1;	<pre>// No one using machine</pre>
<pre>Producer(item) {     emptyBuffers.P();     mutex.P();     Enqueue(item);     mutex.V();     fullBuffers.V();</pre>	<pre>// Wait until space // Wait until buffer free // Tell consumers there is</pre>
١	// more coke
Consumer() {	
<pre>fullBuffers.P(); mutex.P(); item = Dequeue(); mutex.V();</pre>	<pre>// Check if there's a coke // Wait until machine free</pre>
<pre>emptyBuffers.V();     return item; }</pre>	<pre>// tell producer need more</pre>
2/11/08 Joseph CS162	©UCB Spring 2008 Lec 6.28





Simple Monitor Example						
<ul> <li>Here is an (infinite) synchronized queue</li> </ul>						
	Lock lock; Condition dataready; Queue queue;					
	<pre>AddToQueue(item) {     lock.Acquire(); // Get Lock     queue.enqueue(item); // Add item     dataready.signal(); // Signal any waiters     lock.Release(); // Release Lock }</pre>					
	<pre>RemoveFromQueue() {     lock.Acquire();    // Get Lock     while (queue.isEmpty()) {         dataready.wait(&amp;lock); // If nothing, sleep     }     item = queue.dequeue();    // Get next item     lock.Release();</pre>					
2/11/08	Joseph CS162 ©UCB Spring 2008 Lec 6.32					

