




•	ssociat	ect Map ive or Fi		only one sociativ	•	ility
		Recently	y Used)			
	2-way		4-way		8-way	
Size	LRU	Random	LRU I	Random	LRU	Random
16 KB	5.2%	5.7%	4.7%	5.3%	4.4%	5.0%
64 KB	1.9%	2.0%	1.5%	1.7%	1.4%	1.5%
256 KB	1.15%	1.17%	1.13%	1.13%	1.12%	1.12%







W	hat Actually Happens on a TLB N	Aiss?	V	What happens on a Context Switc	:h?		
 Hardware traversed page tables: On TLB miss, hardware in MMU looks at current page table to fill TLB (may walk multiple levels) » If PTE valid, hardware fills TLB and processor never knows » If PTE marked as invalid, causes Page Fault, after which 			 Need to do something, since TLBs map virtual addresses to physical addresses Address Space just changed, so TLB entries no longer valid! 				
• Software - On TLB - Kernel t » If PT » If PT	kernel decides what to do afterwards vare traversed Page tables (like MIPS) TLB miss, processor receives TLB fault onel traverses page table to find PTE If PTE valid, fills TLB and returns from fault If PTE marked as invalid, internally calls Page Fault handler chip sets provide hardware traversal		 Options? Invalidate TLB: simple but might be expensive What if switching frequently between processes? Include ProcessID in TLB This is an architectural solution: needs hardware What if translation tables change? 				
 Modern operating systems tend to have more TLB faults since they use translation for many things Examples: shared segments user-level portions of an operating system 			 For example, to move page from memory to disk or vice versa Must invalidate TLB entry! > Otherwise, might think that page is still in memory! 				
3/10/08	Joseph CS162 ©UCB Spring 2008	Lec 13.23	3/10/08	Joseph CS162 ©UCB Spring 2008	Lec 13.24		

