



Review: Memory Hierarchy of a Modern Computer System


- Take advantage of the principle of locality to:
- Present as much memory as in the cheapest technology
- Provide access at speed offered by the fastest technology





Review: What is in a PTE?	Review: Other Caching Questions
 What is in a Page Table Entry (or PTE)? Pointer to next-level page table or to actual page Permission bits: valid, read-only, read-write, write-only Example: Intel x86 architecture PTE: Address same format previous slide (10, 10, 12-bit offset) Intermediate page tables called "Directories" Page Frame Number Present (same as "valid" bit in other architectures) W: Writeable U: User accessible PWT: Page write transparent: external cache write-through PCD: Page cache disabled (page cannot be cached) Accessed: page has been accessed recently D: Dirty (PTE only): page has been modified recently L: L=1⇒4MB page (directory only). 	 What line gets replaced on cache miss? Easy for Direct Mapped: Only one possibility Set Associative or Fully Associative: Random LRU (Least Recently Used) What happens on a write? Write through: The information is written to both the cache and to the block in the lower-level memory Write back: The information is written only to the block in the cache Modified cache block is written to main memory only when it is replaced Question is block clean or dirty?


Page 1











































В





Summary

- **Demand Paging:**
- Treat memory as cache on disk
- Cache miss \Rightarrow get page from disk
- Transparent Level of Indirection
- User program is unaware of activities of OS behind scenes
- Data can be moved without affecting application correctness
- Software-loaded TLB
 - Fast Path: handled in hardware (TLB hit with valid=1)
- Slow Path: Trap to software to scan page table
- Precise Exception specifies a single instruction for which: - All previous instructions have completed (committed state)
- No following instructions nor actual instruction have started Replacement policies
- FIFO: Place pages on queue, replace page at end - MIN: replace page that will be used farthest in future
- LRU: Replace page that hasn't be used for the longest time
- Clock Algorithm: Approximation to LRU

3/17/08

Joseph CS162 ©UCB Spring 2008

Lec 14.27