
CS162 Operating Systems and Systems Programming Lecture 10

Monitors (Finished), Scheduling 1: Concepts and Classic Policies

> February 21st, 2023 Prof. John Kubiatowicz http://cs162.eecs.Berkeley.edu


Recall: Bounded Buffer, 3rd cut (coke machine)



Recall: Monitors and Condition Variables

- Monitor: a lock and zero or more condition variables for managing concurrent access to shared data
 - Use of Monitors is a programming paradigm
 - Some languages like Java provide monitors in the language
- Condition Variable: a queue of threads waiting for something *inside* a critical section
 - Key idea: allow sleeping inside critical section by atomically releasing lock at time we go to sleep
 - Contrast to semaphores: Can't wait inside critical section
- Operations:
 - Wait (&lock): Atomically release lock and go to sleep. Re-acquire lock later, before returning.
 - Signal (): Wake up one waiter, if any
 - Broadcast (): Wake up all waiters
- Rule: Must hold lock when doing condition variable ops!

Recall: Readers/Writers Problem



- Motivation: Consider a shared database
 - Two classes of users:
 - » Readers never modify database
 - » Writers read and modify database
 - Is using a single lock on the whole database sufficient?
 - » Like to have many readers at the same time
 - » Only one writer at a time

Recall: Code for a Reader

```
Reader() {
 // First check self into system
 acquire(&lock);
 while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                           // No. Writers exist
    WR++;
    cond wait(&okToRead,&lock);// Sleep on cond var
                           // No longer waiting
    WR--;
  }
                           // Now we are active!
 AR++;
 release(&lock);
 // Perform actual read-only access
 AccessDatabase(ReadOnly);
  // Now, check out of system
  acquire(&lock);
 AR--;
                          // No longer active
  if (AR == 0 && WW > 0) // No other active readers
    cond signal (&okToWrite); // Wake up one writer
 release(&lock);
```

}

Recall: Code for a Writer

```
Writer() {
  // First check self into system
  acquire(&lock);
 while ((AW + AR) > 0) { // Is it safe to write?
                          // No. Active users exist
    WW++;
    cond wait(&okToWrite,&lock); // Sleep on cond var
    WW - -;
                         // No longer waiting
  }
                          // Now we are active!
 AW++;
 release(&lock);
  // Perform actual read/write access
 AccessDatabase (ReadWrite);
  // Now, check out of system
  acquire(&lock);
                          // No longer active
 AW--;
                        // Give priority to writers
  if (WW > 0){
    cond signal(&okToWrite);// Wake up one writer
  } else if (WR > 0) { // Otherwise, wake reader
    cond broadcast(&okToRead); // Wake all readers
  }
 release(&lock);
```

2/21/23

}

- Use an example to simulate the solution
- Consider the following sequence of operators: – R1, R2, W1, R3
- Initially: AR = 0, WR = 0, AW = 0, WW = 0

```
• AR = 0, WR = 0, AW = 0, WW = 0
```

```
Reader() {
    acquire(&lock)
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                                // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                               // No longer waiting
      WR - - \overline{;}
    }
    AR++;
                                // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \&\& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
  }
```

```
• AR = 0, WR = 0, AW = 0, WW = 0
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW)
                              // Is it safe to read?
                       > 0) {
                               // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                              // No longer waiting
      WR - - \overline{;}
    }
    AR++;
                               // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \&\& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
  }
```

```
• AR = 1, WR = 0, AW = 0, WW = 0
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                               // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                               // No longer waiting
      WR - -\overline{;}
    }
    AR++;
                               // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \&\& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
  }
```

```
• AR = 1, WR = 0, AW = 0, WW = 0
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                               // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                               // No longer waiting
      WR - -\overline{;}
    }
    AR++;
                               // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \&\& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
  }
```

• R1 accessing dbase (no other threads)

```
• AR = 1, WR = 0, AW = 0, WW = 0
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                              // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                          // No longer waiting
      WR - - \overline{;}
    }
    AR++;
                               // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly)
    acquire(&lock);
    AR - - ;
    if (AR == 0 \& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
```

}

```
• AR = 1, WR = 0, AW = 0, WW = 0
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                               // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                              // No longer waiting
      WR - - \overline{;}
    }
    AR++;
                               // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \&\& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
  }
```

```
• AR = 1, WR = 0, AW = 0, WW = 0
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW)
                              // Is it safe to read?
                       > 0) {
                               // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                              // No longer waiting
      WR - - \overline{;}
    }
    AR++;
                               // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \&\& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
  }
```

```
• AR = 2, WR = 0, AW = 0, WW = 0
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                               // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                               // No longer waiting
      WR - -\overline{;}
    }
    AR++;
                               // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \&\& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
  }
```

```
• AR = 2, WR = 0, AW = 0, WW = 0
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                               // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                               // No longer waiting
      WR - -\overline{;}
    }
    AR++;
                               // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \&\& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
  }
```

• R1 and R2 accessing dbase

```
• AR = 2, WR = 0, AW = 0, WW = 0
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                               // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                            // No longer waiting
      WR - - \overline{;}
    }
    AR++;
                               // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly)
    acquire(&lock);
    AR - - ;
    if (AR == 0 \&\& WW > 0)
   Assume readers take a while to access database
       Situation: Locks released, only AR is non-zero
```

• W1 comes along (R1 and R2 are still accessing dbase)

```
• AR = 2, WR = 0, AW = 0, WW = 0
```

```
Writer() {
    acquire(&lock);
    while ((AW + AR) > 0)
                                   // Is it safe to write?
// No.,Active users exist
       WW++;
       cond wait(&okToWrite,&lock);// Sleep on cond var
WW--; // No longer waiting
     }
    AW++;
    release(&lock);
    AccessDBase(ReadWrite);
    acquire(&lock);
    AW-
        (\dot{W}W > 0)
       cond signal(&okToWrite);
     else (WR > 0)
       cond broadcast (&okToRead);
    release(&lock);
  }
```

• W1 comes along (R1 and R2 are still accessing dbase)

```
• AR = 2, WR = 0, AW = 0, WW = 0
```

```
Writer() {
    acquire(&lock);
                                   // Is it safe to write?
// No. Active users exist
    while ((AW + AR)
                         > 0
       WW++;
       cond wait(&okToWrite,&lock);// Sleep on cond var
WW--; // No longer waiting
     }
    AW++;
    release(&lock);
    AccessDBase(ReadWrite);
    acquire(&lock);
    AW-
        (\dot{W}W > 0)
       cond signal (&okToWrite);
     else (WR > 0)
       cond broadcast (&okToRead);
    release(&lock);
  }
```

• W1 comes along (R1 and R2 are still accessing dbase)

```
• AR = 2, WR = 0, AW = 0, WW = 1
```

```
Writer() {
   acquire(&lock);
   while ((AW + AR) > 0) { // Is it safe to write?
WW++; // No. Active users exist
     AW++;
   release(&lock);
   AccessDBase(ReadWrite);
   acquire(&lock);
   AW--
       (\dot{W}W > 0)
   if
      cond signal(&okToWrite);
    else (WR > 0)
      cond broadcast (&okToRead);
   release(&lock);
  }
```

• R3 comes along (R1 and R2 accessing dbase, W1 waiting)

```
• AR = 2, WR = 0, AW = 0, WW = 1
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                                // No. Writers exist
      WR++;
       cond wait(&okToRead,&lock);// Sleep on cond var
                               // No longer waiting
      WR - - \overline{;}
    }
    AR++;
                                // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \&\& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
  }
```

• R3 comes along (R1 and R2 accessing dbase, W1 waiting)

```
• AR = 2, WR = 0, AW = 0, WW = 1
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW)
                              // Is it safe to read?
                       > 0)
                               // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                              // No longer waiting
      WR - - \overline{;}
    }
    AR++;
                               // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \&\& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
  }
```

• R3 comes along (R1 and R2 accessing dbase, W1 waiting)

```
• AR = 2, WR = 1, AW = 0, WW = 1
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) { // Is it safe to read?
                            // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                              // No longer waiting
      WR - - \overline{;}
    }
    AR++;
                              // Now we are active!
    lock.release();
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \& \& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
  }
```

• R3 comes along (R1, R2 accessing dbase, W1 waiting)

```
• AR = 2, WR = 1, AW = 0, WW = 1
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                              // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
      WR--;
                              // No longer waiting
    }
    AR++;
                              // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \&\& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
  }
```

• R1 and R2 accessing dbase, W1 and R3 waiting

```
• AR = 2, WR = 1, AW = 0, WW = 1
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                                 // No. Writers exist
       WR++;
       cond wait(&okToRead,&lock);// Sleep on cond var
                              // No longer waiting
       WR - -\overline{;}
    }
    AR++;
                                 // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \& WW > 0)
  Status:
    R1 and R2 still reading
    W1 and R3 waiting on okToWrite and okToRead, respectively
                    Kubiatowicz CS162 © UCB Spring 2023
```

Lec 10.25

2/21/23

• R2 finishes (R1 accessing dbase, W1 and R3 waiting)

```
• AR = 2, WR = 1, AW = 0, WW = 1
```

release(&lock);

}

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                               // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                           // No longer waiting
      WR - - \overline{;}
    }
    AR++;
                               // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR--;
    if (AR == 0 \&\& WW > 0)
      cond signal(&okToWrite);
```

• R2 finishes (R1 accessing dbase, W1 and R3 waiting)

```
• AR = 1, WR = 1, AW = 0, WW = 1
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                               // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                           // No longer waiting
      WR - - \overline{;}
    }
    AR++;
                               // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
   AR--;
    if (AR == 0 \&\& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
  }
```

• R2 finishes (R1 accessing dbase, W1 and R3 waiting)

```
• AR = 1, WR = 1, AW = 0, WW = 1
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                               // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                           // No longer waiting
      WR - - \overline{;}
    }
    AR++;
                               // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \&\& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
  }
```

• R2 finishes (R1 accessing dbase, W1 and R3 waiting)

```
• AR = 1, WR = 1, AW = 0, WW = 1
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                               // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                           // No longer waiting
      WR - - \overline{;}
    }
    AR++;
                               // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
```

• R1 finishes (W1 and R3 waiting)

```
• AR = 1, WR = 1, AW = 0, WW = 1
```

```
acquire(&lock);
AR--;
if (AR == 0 && WW > 0)
    cond_signal(&okToWrite);
release(&lock);
```

}

```
• R1 finishes (W1, R3 waiting)
  • AR = 0, WR = 1, AW = 0, WW = 1
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                              // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                           // No longer waiting
      WR - - \overline{;}
    }
    AR++;
                               // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
   AR--;
    if (AR == 0 \&\& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
  }
```

```
• R1 finishes (W1, R3 waiting)
  • AR = 0, WR = 1, AW = 0, WW = 1
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                               // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                           // No longer waiting
      WR - - \overline{;}
    }
    AR++;
                               // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \&\& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
  }
```

2/21/23

• R1 signals a writer (W1 and R3 waiting)

```
• AR = 0, WR = 1, AW = 0, WW = 1
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                              // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                           // No longer waiting
      WR - - \overline{;}
    }
    AR++;
                               // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
  }
```

• W1 gets signal (R3 still waiting)

```
• AR = 0, WR = 1, AW = 0, WW = 1
```

```
Writer() {
   acquire(&lock);
                           // Is it safe to write?
// No. Active users exist
   while ((AW + AR) > 0) {
     WW++;
     AW++;
   release(&lock);
   AccessDBase(ReadWrite);
   acquire(&lock);
   AW--
      (\dot{W}W > 0)
   if
     cond signal (&okToWrite);
   else (WR > 0)
     cond broadcast (&okToRead);
   release(&lock);
  }
```

• W1 gets signal (R3 still waiting)

```
• AR = 0, WR = 1, AW = 0, WW = 0
```

```
Writer() {
    acquire(&lock);
                                   // Is it safe to write?
// No. Active users exist
    while ((AW + AR) > 0) {
       WW++;
       cond wait(&okToWrite, &lock);// Sleep on cond var
WW--; // No longer waiting
    AW++;
    release(&lock);
    AccessDBase(ReadWrite);
    acquire(&lock);
    AW--
        (\dot{W}W > 0)
     if
       cond signal (&okToWrite);
     else (WR > 0)
       cond broadcast (&okToRead);
    release(&lock);
  }
```

```
    W1 gets signal (R3 still waiting)

  • AR = 0, WR = 1, AW = 1, WW = 0
Writer() {
    acquire(&lock);
                                  // Is it safe to write?
// No.,Active users exist
    while ((AW + AR) > 0) {
       WW++;
       cond wait(&okToWrite,&lock);// Sleep on cond var
WW--; // No longer waiting
     }
    AW++;
    release(&lock);
    AccessDBase(ReadWrite);
    acquire(&lock);
    AW--
        (\dot{W}W > 0)
    if
       cond signal(&okToWrite);
     else (WR > 0)
       cond broadcast (&okToRead);
```

```
}
release(&lock);
}
```

2/21/23

• W1 accessing dbase (R3 still waiting)

```
• AR = 0, WR = 1, AW = 1, WW = 0
```

```
Writer() {
     acquire(&lock);
     while ((AW + AR) > 0) { // Is it safe to write?
    WW++;
    cond wait(&okToWrite,&lock);// Sleep on cond var
    WW--;
    // No longer waiting
      }
     AW++;
     release(&lock);
     AccessDBase(ReadWrite)
     acquire(&lock);
     AW---
          (\dot{W}W > 0)
      if
         cond signal (&okToWrite);
      \} else if (WR > 0)
         cond broadcast (&okToRead);
     release(&lock);
   }
```

• W1 finishes (R3 still waiting)

```
• AR = 0, WR = 1, AW = 1, WW = 0
```

```
Writer() {
    acquire(&lock);
    while ((AW + AR) > 0) { // Is it safe to write?
        WW++;
        Cond wait(&okToWrite,&lock);// Sleep on cond var
        WW---;
        // No longer waiting
    }
    AW++;
    release(&lock);
    AccessDBase(ReadWrite);

    acquire(&lock);
    AccessDBase(ReadWrite);
```

```
cond signal(&okToWrite);
} else if (WR > 0) {
   cond broadcast(&okToRead);
}
release(&lock);
```

}

• W1 finishes (R3 still waiting)

```
• AR = 0, WR = 1, AW = 0, WW = 0
```

```
Writer() {
     acquire(&lock);
     while ((AW + AR) > 0) { // Is it safe to write?
    WW++;
    cond wait(&okToWrite,&lock);// Sleep on cond var
    WW--;
    // No longer waiting
      }
     AW++;
     release(&lock);
     AccessDBase(ReadWrite);
     acquire(&lock);
     AW--
         (WW > 0)
     if
         cond signal (&okToWrite);
      \} else if (WR > 0)
         cond broadcast (&okToRead);
     release(&lock);
   }
```

• W1 finishes (R3 still waiting)

```
• AR = 0, WR = 1, AW = 0, WW = 0
```

• W1 signaling readers (R3 still waiting)

```
• AR = 0, WR = 1, AW = 0, WW = 0
```

```
Writer() {
     acquire(&lock);
     while ((AW + AR) > 0) { // Is it safe to write?
    WW++;
    cond wait(&okToWrite,&lock);// Sleep on cond var
    WW--;
    // No longer waiting
      }
     AW++;
     release(&lock);
     AccessDBase(ReadWrite);
     acquire(&lock);
     AW--
          (\dot{W}W > 0)
     if
         cond signal (&okToWrite);
      else if (WR > 0)
         cond broadcast(&okToRead);
     release(&lock);
   }
```

• R3 gets signal (no waiting threads)

```
• AR = 0, WR = 1, AW = 0, WW = 0
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                              // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                              // No longer waiting
      WR--;
    AR++;
                              // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \&\& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
  }
```

• R3 gets signal (no waiting threads)

```
• AR = 0, WR = 0, AW = 0, WW = 0
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                                // No. Writers exist
      WR++;
       cond wait(&okToRead,&lock);// Sleep on cond var
                               // No longer waiting
       WR - - \overline{;}
    AR++;
                                // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \& \& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
  }
```

• R3 accessing dbase (no waiting threads)

```
• AR = 1, WR = 0, AW = 0, WW = 0
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                               // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                           // No longer waiting
      WR - - \overline{;}
    }
    AR++;
                               // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly)
    acquire(&lock);
    AR - - ;
    if (AR == 0 \& \& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
```

}

• R3 finishes (no waiting threads)

```
• AR = 1, WR = 0, AW = 0, WW = 0
```

```
AR--;
if (AR == 0 && WW > 0)
    cond signal(&okToWrite);
release(&lock);
}
```

• R3 finishes (no waiting threads)

```
• AR = 0, WR = 0, AW = 0, WW = 0
```

```
Reader() {
    acquire(&lock);
    while ((AW + WW) > 0) \{ // \text{ Is it safe to read} \}
                               // No. Writers exist
      WR++;
      cond wait(&okToRead,&lock);// Sleep on cond var
                           // No longer waiting
      WR - - \overline{;}
    }
    AR++;
                               // Now we are active!
    release(&lock);
    AccessDBase(ReadOnly);
    acquire(&lock);
    AR - - ;
    if (AR == 0 \& WW > 0)
      cond signal(&okToWrite);
    release(&lock);
```

Questions

- Can readers starve? Consider Reader() entry code:
 while ((AW + WW) > 0) { // Is it safe to read?
 WR++; // No. Writers exist
 cond_wait(&okToRead,&lock);// Sleep on cond var
 WR--; // No longer waiting
 }
 AR++; // Now we are active!
- What if we erase the condition check in Reader exit?

AR;	// No longer active
if (AR == 0 && WW > 0)	<pre>// No other active readers</pre>
cond signal(&okToWrit	e);// Wake up one writer

- Further, what if we turn the signal() into broadcast()
 AR--; // No longer active
 cond broadcast(&okToWrite); // Wake up sleepers
- Finally, what if we use only one condition variable (call it "okContinue") instead of two separate ones?
 - Both readers and writers sleep on this variable
 - Must use broadcast() instead of signal()

Use of Single CV: **okContinue**

```
Reader() {
                                              Writer() {
         // check into system
                                                   // check into system
         acquire(&lock);
                                                   acquire(&lock);
         while ((AW + WW) > 0) {
                                                   while ((AW + AR) > 0) {
            WR++:
                                                     WW++:
            cond wait(&okContinue,&lock);
                                                     cond wait(&okContinue,&lock);
           WR - - ;
                                                     WW--;
         }
                                                   }
         AR++;
                                                   AW++;
         release(&lock);
                                                   release(&lock);
                                                   // read/write access
         // read-only access
         AccessDbase(ReadOnly);
                                                   AccessDbase(ReadWrite);
         // check out of system
                                                   // check out of system
         acquire(&lock);
                                                   acquire(&lock);
         AR--;
                                                   AW--;
         if (AR == 0 \& WW > 0)
                                                   if (WW > 0){
            cond signal(&okContinue);
                                                     cond signal(&okContinue);
         release(&lock);
                                                   } else if (WR > 0) {
                                                     cond broadcast(&okContinue);
       }
                                                   release(&lock);
                     What if we turn okToWrite and okToRead into okContinue
                        (i.e. use only one condition variable instead of two)?
2/21/23
```

Lec 10.48

Use of Single CV: **okContinue**

```
Reader() {
                                                Writer() {
         // check into system
                                                     // check into system
         acquire(&lock);
                                                     acquire(&lock);
         while ((AW + WW) > 0) {
                                                     while ((AW + AR) > 0) {
            WR++:
                                                       WW++:
            cond wait(&okContinue,&lock);
                                                       cond wait(&okContinue,&lock);
            WR - - ;
                                                       WW--;
         }
                                                     }
         AR++;
                                                    AW++;
         release(&lock);
                                                     release(&lock);
                                                     // read/write access
         // read-only access
         AccessDbase(ReadOnly);
                                                    AccessDbase(ReadWrite);
         // check out of system
                                                     // check out of system
         acquire(&lock);
                                                     acquire(&lock);
         AR--;
                                                    AW--;
         if (AR == 0 \& WW > 0)
                                                     if (WW > 0){
            cond signal(&okContinue);
                                                       cond signal(&okContinue);
         release(&lock);
                                                     } else if (WR > 0) {
                                                       cond_broadcast(&okContinue);
       }
               Consider this scenario:

    R1 arrives

              • W1, R2 arrive while R1 still reading \rightarrow W1 and R2 wait for R1 to finish

    Assume R1's signal is delivered to R2 (not W1)

2/21/23
```

Lec 10.49

Use of Single CV: okContinue

```
Reader() {
                                          Writer() {
    // check into system
                                               // check into system
    acquire(&lock);
                                               acquire(&lock);
    while ((AW + WW) > 0) {
                                               while ((AW + AR) > 0) {
       WR++:
                                                  WW++:
        cond wait(&okContinue,&lock);
                                                  cond wait(&okContinue,&lock);
       WR--;
                                               WW--;
    AR++;
                                               AW++;
    release(&lock);
                                               release(&lock);
                                               // read/write access
    // read-only access
    AccessDbase(ReadOnly);
                                               AccessDbase(ReadWrite);
    // check out of system
                                               // check out of system
    acquire(&lock);
                                               acquire(&lock);
    AR--;
                                               AW--;
    if (AR == 0 \&\& WW > 0)
                                               if (WW > 0 || WR > 0){
       cond broadcast(&okContinue);
                                                  cond broadcast(&okContinue);
    release(&lock);
  }
                                               release(&lock);
                                             }
                                                                   Must broadcast()
                      Need to change to
                       broadcast() !
                                                                    to sort things out!
```

Can we construct Monitors from Semaphores?

- Locking aspect is easy: Just use a mutex
- Can we implement condition variables this way? Wait(Semaphore *thesema) { semaP(thesema); } Signal(Semaphore *thesema) { semaV(thesema); }
- Does this work better?

```
Wait(Lock *thelock, Semaphore *thesema) {
    release(thelock);
    semaP(thesema);
    acquire(thelock);
}
Signal(Semaphore *thesema) {
    semaV(thesema);
}
```

Construction of Monitors from Semaphores (con't)

- Problem with previous try:
 - P and V are commutative result is the same no matter what order they occur
 - Condition variables are NOT commutative
- Does this fix the problem?

```
Wait(Lock *thelock, Semaphore *thesema) {
    release(thelock);
    semaP(thesema);
    acquire(thelock);
}
Signal(Semaphore *thesema) {
    if semaphore queue is not empty
        semaV(thesema);
}
```


- Not legal to look at contents of semaphore queue
- There is a race condition signaler can slip in after lock release and before waiter executes semaphore.P()
- It is actually possible to do this correctly
 - Complex solution for Hoare scheduling in book
 - Can you come up with simpler Mesa-scheduled solution?

Administrivia

- Still grading Midterm 1 (Sorry)
 - Finishing soon!
 - Solutions also will be up soon.
- Homework #2 due Thursday
- Professor Kubi's office hours changed slightly:
 - Monday 2-3 (same), Wednesday 3-4 (different)
 - 673 Soda Hall

C-Language Support for Synchronization

- C language: Pretty straightforward synchronization
 - Just make sure you know all the code paths out of a critical section



» If Procedure C had lock.acquire, problem!

Concurrency and Synchronization in C

```
    Harder with more locks

void Rtn() {
    lock1.acquire();
  if (error) {
    lock1.release();
     return;
  }
  lock2.acquire();
  ...
  if (error) {
     lock2.release()
     lock1.release();
     return;
  }
  lock2.release();
  lock1.release();
}
```

2/21/23

```
    Is goto a solution???

void Rtn() {
    lock1.acquire();
  if (error) {
    goto release_lock1_and_return;
  lock2.acquire();
  if (error) {
    goto release both and return;
  }
  ...
release both and return:
  lock2.release();
release lock1 and return:
  lock1.release();
}
```

C++ Language Support for Synchronization

- Languages with exceptions like C++
 - Languages that support exceptions are problematic (easy to make a non-local exit without releasing lock)
 - Consider:

C++ Language Support for Synchronization (con't)

```
    Must catch all exceptions in critical sections

   - Catch exceptions, release lock, and re-throw exception:
        void Rtn() {
           lock.acquire();
           try {
              DoFoo();
           } catch (...) { // catch exception
   lock.release(); // release lock
              throw; // re-throw the exception
           lock.release();
        }
        void DoFoo() {
           if (exception) throw errException;
        }
```

2/21/23

Much better: C++ Lock Guards

```
#include <mutex>
int global_i = 0;
std::mutex global_mutex;
void safe_increment() {
  std::lock_guard<std::mutex> lock(global_mutex);
  ...
 global_i++;
  // Mutex released when 'lock' goes out of scope
}
```

Python with Keyword

• More versatile than we show here (can be used to close files, database connections, etc.)

```
lock = threading.Lock()
...
with lock: # Automatically calls acquire()
   some_var += 1
   ...
# release() called however we leave block
```

Java synchronized Keyword

- Every Java object has an associated lock:
 - Lock is acquired on entry and released on exit from a synchronized method
 - Lock is properly released if exception occurs inside a synchronized method
 - Mutex execution of synchronized methods (beware deadlock)


```
class Account {
   private int balance;
   // object constructor
   public Account (int initialBalance) {
      balance = initialBalance;
   }
   public synchronized int getBalance() {
      return balance;
   }
   public synchronized void deposit(int amount) {
      balance += amount;
   }
}
```

Java Support for Monitors

- Along with a lock, every object has a single condition variable associated with it
- To wait inside a synchronized method:
 - void wait();
 - void wait(long timeout);
- To signal while in a synchronized method:
 - void notify();
 - void notifyAll();

Lec 10.61

Goal for Today




• Discussion of Scheduling:

- Which thread should run on the CPU next?

- Scheduling goals, policies
- Look at a number of different schedulers


Recall: What Do the Stacks Look Like?

• Consider the following code blocks:



Hardware context switch support in x86

- Syscall/Intr (U \rightarrow K)
 - PL 3 \rightarrow 0;
 - − TSS \leftarrow EFLAGS, CS:EIP;
 - SS:ESP ← k-thread stack (TSS PL 0);
 - push (old) SS:ESP onto (new) k-stack
 - push (old) eflags, cs:eip, <err>
 - CS:EIP ← <k target handler>
- Then
 - Handler saves other regs, etc
 - Does all its works, possibly choosing other threads, changing PTBR (CR3)
 - kernel thread has set up user GPRs
- iret $(K \rightarrow U)$
 - PL 0 \rightarrow 3;
 - Eflags, CS:EIP ← popped off k-stack
 - SS:ESP ← popped off k-stack







Figure 7-1. Structure of a Task

Pintos: tss.c, intr-stubs.S

Kubiatowicz CS162 © UCB Spring 2023


2/21/23

Pintos: Kernel Crossing on Syscall or Interrupt



Kubiatowicz CS162 © UCB Spring 2023


Pintos: Context Switch – Scheduling



Lec 10.66


2/21/23

MT Kernel 1T Process ala Pintos/x86




• Each user process/thread associated with a kernel thread, described by a 4KB page object containing TCB and kernel stack for the kernel thread

In User thread, w/ Kernel thread waiting




- x86 CPU holds interrupt SP in register
- During user thread execution, associated kernel thread is "standing by"

In Kernel Thread: No User Component




- · Kernel threads execute with small stack in thread structure
- Pure kernel threads have no corresponding user-mode thread

User \rightarrow Kernel (exceptions, syscalls)



• Mechanism to resume k-thread goes through interrupt vector

 $\text{Kernel} \rightarrow \text{User}$




• Interrupt return (iret) restores user stack, IP, and PL


Kubiatowicz CS162 © UCB Spring 2023

2/21/23

Pintos Interrupt Processing



User \rightarrow Kernel via interrupt vector




- Interrupt transfers control through the Interrupt Vector (IDT in x86)
- iret restores user stack and priority level (PL)

Kubiatowicz CS162 © UCB Spring 2023

2/21/23


Switch to Kernel Thread for Process



Kubiatowicz CS162 © UCB Spring 2023

Lec 10.74

Pintos Interrupt Processing




Kubiatowicz CS162 © UCB Spring 2023

Timer may trigger thread switch

- thread_tick
 - Updates thread counters
 - If quanta exhausted, sets yield flag
- thread_yield
 - On path to rtn from interrupt
 - Sets current thread back to READY
 - Pushes it back on ready_list
 - Calls schedule to select next thread to run upon iret
- Schedule
 - Selects next thread to run
 - Calls switch_threads to change regs to point to stack for thread to resume
 - Sets its status to RUNNING
 - If user thread, activates the process
 - Returns back to intr_handler

Thread Switch (switch.S)




 switch_threads: save regs on current small stack, change SP, return from destination threads call to switch_threads
 Kubiatowicz CS162 © UCB Spring 2023

Lec 10.77

2/21/23


Pintos Return from Processing



Kubiatowicz CS162 © UCB Spring 2023

2/21/23

Kernel → Different User Thread



• iret restores user stack and priority level (PL)

Famous Quote WRT Scheduling: Dennis Richie

call
to aretu
did

"If the new process paused because it was swapped out, set the stack level to the last call to savu(u_ssav). This means that the return which is executed immediately after the call to aretu actually returns from the last routine which did the savu."


"You are not expected to understand this."

Source: Dennis Ritchie, Unix V6 slp.c (context-switching code) as per The Unix Heritage Society(tuhs.org); gif by Eddie Koehler.

Included by Ali R. Butt in CS3204 from Virginia Tech

Kubiatowicz CS162 © UCB Spring 2023

Recall: Scheduling



- Question: How is the OS to decide which of several tasks to take off a queue?
- Scheduling: deciding which threads are given access to resources from moment to moment
 - Often, we think in terms of CPU time, but could also think about access to resources like network BW or disk access

Scheduling: All About Queues



2/21/23

Kubiatowicz CS162 © UCB Spring 2023

Lec 10.82


Scheduling Assumptions

- CPU scheduling big area of research in early 70's
- Many implicit assumptions for CPU scheduling:
 - One program per user
 - One thread per program
 - Programs are independent
- Clearly, these are unrealistic but they simplify the problem so it can be solved
 - For instance: is "fair" about fairness among users or programs?
 - » If I run one compilation job and you run five, you get five times as much CPU on many operating systems
- The high-level goal: Dole out CPU time to optimize some desired parameters of system



Kubiatowicz CS162 © UCB Spring 2023

Assumption: CPU Bursts




- Execution model: programs alternate between bursts of CPU and I/O
 - Program typically uses the CPU for some period of time, then does I/O, then uses CPU again
 - Each scheduling decision is about which job to give to the CPU for use by its next CPU burst
 - With timeslicing, thread may be forced to give up CPU before finishing current CPU burst

Scheduling Policy Goals/Criteria

- Minimize Response Time
 - Minimize elapsed time to do an operation (or job)
 - Response time is what the user sees:
 - » Time to echo a keystroke in editor
 - » Time to compile a program
 - » Real-time Tasks: Must meet deadlines imposed by World
- Maximize Throughput
 - Maximize operations (or jobs) per second
 - Throughput related to response time, but not identical:
 - » Minimizing response time will lead to more context switching than if you only maximized throughput
 - Two parts to maximizing throughput
 - » Minimize overhead (for example, context-switching)
 - » Efficient use of resources (CPU, disk, memory, etc)
- Fairness
 - Share CPU among users in some equitable way
 - Fairness is not minimizing average response time:
 - » Better average response time by making system less fair


First-Come, First-Served (FCFS) Scheduling

- First-Come, First-Served (FCFS)
 - Also "First In, First Out" (FIFO) or "Run until done"
 - » In early systems, FCFS meant one program scheduled until done (including I/O)
 - » Now, means keep CPU until thread blocks





- Suppose processes arrive in the order: P_1 , P_2 , P_3 The Gantt Chart for the schedule is:



- Waiting time for $P_1 = 0$; $P_2 = 24$; $P_3 = 27$
- Average waiting time: (0 + 24 + 27)/3 = 17
- Average Completion time: (24 + 27 + 30)/3 = 27
- *Convoy effect:* short process stuck behind long process

Convoy effect



 With FCFS non-preemptive scheduling, convoys of small tasks tend to build up when a large one is running.

FCFS Scheduling (Cont.)

- Example continued:
 - Suppose that processes arrive in order: P2, P3, P1 Now, the Gantt chart for the schedule is:



- Waiting time for P1 = 6; P2 = 0; P3 = 3
- Average waiting time: (6 + 0 + 3)/3 = 3
- Average Completion time: (3 + 6 + 30)/3 = 13
- In second case:
 - Average waiting time is much better (before it was 17)
 - Average completion time is better (before it was 27)
- FIFO Pros and Cons:
 - Simple (+)
 - Short jobs get stuck behind long ones (-)
 - » Safeway: Getting milk, always stuck behind cart full of items! Upside: get to read about Space Aliens! Kubiatowicz CS162 © UCB Spring 2023


Round Robin (RR) Scheduling

- FCFS Scheme: Potentially bad for short jobs!
 - Depends on submit order
 - If you are first in line at supermarket with milk, you don't care who is behind you, on the other hand...
- Round Robin Scheme: Preemption!
 - Each process gets a small unit of CPU time (*time quantum*), usually 10-100 milliseconds
 - After quantum expires, the process is preempted and added to the end of the ready queue.
 - -n processes in ready queue and time quantum is $q \Rightarrow$
 - » Each process gets 1/n of the CPU time
 - » In chunks of at most *q* time units
 - » No process waits more than (n-1)q time units

RR Scheduling (Cont.)

- Performance
 - $-q \text{ large} \Rightarrow \text{FCFS}$
 - $-q \text{ small} \Rightarrow \text{Interleaved (really small} \Rightarrow \text{hyperthreading?)}$
 - q must be large with respect to context switch, otherwise overhead is too high (all overhead)

Example of RR with Time Quantum = 20



- Waiting time for
$$P_1 = (68-20) + (112-88) = 72$$


 $P_2 = (20-0) = 20$
 $P_3 = (28-0) + (88-48) + (125-108) = 85$
 $P_4 = (48-0) + (108-68) = 88$

- Average waiting time = $(72+20+85+88)/4=66\frac{1}{4}$

- Average completion time = $(125+28+153+112)/4 = 104\frac{1}{2}$
- Thus, Round-Robin Pros and Cons:
 - Better for short jobs, Fair (+)
 - Context-switching time adds up for long jobs (-)

How to Implement RR in the Kernel?

- FIFO Queue, as in FCFS
- But preempt job after quantum expires, and send it to the back of the queue
 - How? Timer interrupt!
 - And, of course, careful synchronization






Round-Robin Discussion

- How do you choose time slice?
 - What if too big?

» Response time suffers

- What if infinite (∞)?
 - » Get back FIFO
- What if time slice too small?
 - » Throughput suffers!
- Actual choices of timeslice:
 - Initially, UNIX timeslice one second:
 - » Worked ok when UNIX was used by one or two people.
 - » What if three compilations going on? 3 seconds to echo each keystroke!
 - Need to balance short-job performance and long-job throughput:
 - » Typical time slice today is between 10ms 100ms
 - » Typical context-switching overhead is 0.1ms 1ms
 - » Roughly 1% overhead due to context-switching



Comparisons between FCFS and Round Robin

- Assuming zero-cost context-switching time, is RR always better than FCFS?
- Simple example:

10 jobs, each take 100s of CPU time RR scheduler quantum of 1s All jobs start at the same time

• Completion Times:

Job #	FIFO	RR	
1	100	991	
2	200	992	
9	900	999	
10	1000	1000	

- Both RR and FCFS finish at the same time
- Average completion time is much worse under RR!
 - » Bad when all jobs same length
- Also: Cache state must be shared between all jobs with RR but can be devoted to each job with FIFO
 - Total time for RR longer even for zero-cost switch!

Lec 10.94

Earlier Example with Different Time Quantum

Best F	$\begin{array}{c c} \mathbf{P}_2 & \mathbf{P}_4 \\ \hline \mathbf{P}_4 & \mathbf{P}_4 \\$	 [32	53]	P ₃ [68] 85		153
	Quantum	P ₁	P_2	P ₃	P ₄	Average
Wait Time	Best FCFS	32	0	85	8	31¼
	Q = 1	84	22	85	57	62
	Q = 5	82	20	85	58	61¼
	Q = 8	80	8	85	56	57¼
	Q = 10	82	10	85	68	61¼
	Q = 20	72	20	85	88	66¼
	Worst FCFS	68	145	0	121	831⁄2
Completion Time	Best FCFS	85	8	153	32	69½
	Q = 1	137	30	153	81	1001⁄2
	Q = 5	135	28	153	82	991⁄2
	Q = 8	133	16	153	80	95½
	Q = 10	135	18	153	92	991⁄2
	Q = 20	125	28	153	112	104½
	Worst FCFS	121	153	68	145	121¾

2/21/23

Kubiatowicz CS162 © UCB Spring 2023

Lec 10.95

Conclusion

- Monitors represent the logic of the program
 - Wait if necessary
 - Signal when change something so any waiting threads can proceed
 - Monitors supported natively in a number of languages
- Readers/Writers Monitor example
 - Shows how monitors allow sophisticated controlled entry to protected code
- Round-Robin Scheduling:
 - Give each thread a small amount of CPU time when it executes; cycle between all ready threads
 - Pros: Better for short jobs
- Next Time: Shortest Job First (SJF)/Shortest Remaining Time First (SRTF):
 - Run whatever job has the least amount of computation to do/least remaining amount of computation to do
 - Pros: Optimal (average response time)
 - Cons: Hard to predict future, Unfair