CS162 Operating Systems and Systems Programming Lecture 18

Demand Paging (Finished)

March 21st, 2023 Prof. John Kubiatowicz http://cs162.eecs.Berkeley.edu

Recall: Demand Paging

- Modern programs require a lot of physical memory – Memory per system growing faster than 25%-30%/year
- But they don't use all their memory all of the time
 - $-\,90\text{-}10$ rule: programs spend 90% of their time in 10% of their code
 - Wasteful to require all of user's code to be in memory
- Solution: use main memory as "cache" for disk

3/21/23

Lec 18.3

3/21/23



Kubiatowicz CS162 © UCB Spring 2023

Lec 18.2

Recall: Page Fault \Rightarrow Demand Paging



Recall: Demand Paging Mechanisms PTE makes demand paging implementatable - Valid \Rightarrow Page in memory, PTE points at physical page - Not Valid \Rightarrow Page not in memory; use info in PTE to find it on disk when necessary Suppose user references page with invalid PTE? - Memory Management Unit (MMU) traps to OS » Resulting trap is a "Page Fault" – What does OS do on a Page Fault?: » Choose an old page to replace » If old page modified ("D=1"), write contents back to disk » Change its PTE and any cached TLB to be invalid » Load new page into memory from disk » Update page table entry, invalidate TLB for new entry » Continue thread from original faulting location – TLB for new page will be loaded when thread continued! - While pulling pages off disk for one process, OS runs another process from ready queue » Suspended process sits on wait queue Kubiatowicz CS162 © UCB Spring 2023

Some questions we need to answer! Working Set Model • During a page fault, where does the OS get a free frame? · As a program executes it transitions through a sequence of "working sets" consisting of varying sized subsets of - Keeps a free list the address space - Unix runs a "reaper" if memory gets too full » Schedule dirty pages to be written back on disk » Zero (clean) pages which haven't been accessed in a while - As a last resort, evict a dirty page first Address · How can we organize these mechanisms? - Work on the replacement policy • How many page frames/process? - Like thread scheduling, need to "schedule" memory resources: » Utilization? fairness? priority? - Allocation of disk paging bandwidth Time 3/21/23 Kubiatowicz CS162 © UCB Spring 2023 Lec 18.5 3/21/23 Kubiatowicz CS162 © UCB Spring 2023 Lec 18.6

Cache Behavior under WS model



P access(rank) = 1/rank Popularity (% accesses) 0 % 0 0 % 0 0 % 0 0 % Rate I C 200 Estimated Hit F —pop a=1 Hit Rate(cache)

4 7 10 13 16 19 22 25 28 31 34 37 40 43 46 49

Rank

· Although rare to access items below the top few, there are so



• Likelihood of accessing item of rank r is α 1/r^a

many that it yields a "heavy tailed" distribution

· Substantial value from even a tiny cache

1



3/21/23

0

	Demand Paging Cost Model	Administrivia						
 Since Den ("Effective – EAT = H – EAT = H Example: – Memory – Average – Suppos – Then, w EAT If one acco – This is a What if wa – EAT < 2 – This is a 	nand Paging like caching, can compute average access the Access Time") Hit Rate x Hit Time + Miss Rate x Miss Time Hit Time + Miss Rate x Miss Penalty / access time = 200 nanoseconds = page-fault service time = 8 milliseconds = p = Probability of miss, 1-p = Probably of hit /e can compute EAT as follows: = 200ns + p x 8 ms = 200ns + p x 8 ms = 200ns + p x 8,000,000ns ess out of 1,000 causes a page fault, then EAT = 8.2 µs: a slowdown by a factor of 40! ant slowdown by less than 10%? 200ns x 1.1 \Rightarrow p < 2.5 x 10 ⁻⁶ about 1 page fault in 400,000!	ime!	• Still – \ • Bot – [• Mid – (Grading Midterm 2 Ve will release solutions at the same time that we release grades in Homework 4 and Project 2 are due in week after Spring break bon't wait until end of Spring break! term 3: April 27 Ok, so this is a while yet!	_			
3/21/23	Kubiatowicz CS162 © UCB Spring 2023	Lec 18.9	3/21/23	Kubiatowicz CS162 © UCB Spring 2023	Lec 18.10			

CS 162 Collaboration Policy

Explaining a concept to someone in another group Discussing algorithms/testing strategies with other groups Discussing debugging approaches with other groups Searching online for generic algorithms (e.g., hash table)

Sharing code or test cases with another group
Copying OR reading another group's code or test cases
Copying OR reading online code or test cases from prior years

Helping someone in another group to debug their code

- We compare all project submissions against prior year submissions and online solutions and will take actions (described on the course overview page) against offenders
- Don't put a friend in a bad position by asking for help that they shouldn't give!

What Factors Lead to Misses in Page Cache?

· Compulsory Misses:

- Pages that have never been paged into memory before
- How might we remove these misses?
 - » Prefetching: loading them into memory before needed
 - » Need to predict future somehow! More later

· Capacity Misses:

- Not enough memory. Must somehow increase available memory size.
- Can we do this?
 - » One option: Increase amount of DRAM (not quick fix!)
 - » Another option: If multiple processes in memory: adjust percentage of memory allocated to each one!
- Conflict Misses:
 - Technically, conflict misses don't exist in virtual memory, since it is a "fullyassociative" cache
- · Policy Misses:
 - Caused when pages were in memory, but kicked out prematurely because of the replacement policy
 - How to fix? Better replacement policy

Lec 18.11

3/21/23



Example: FIFO (strawman)

- Suppose we have 3 page frames, 4 virtual pages, and following reference stream:
 - A B C A B D A D B C B
- Consider FIFO Page replacement:



- FIFO: 7 faults
- When referencing D, replacing A is bad choice, since need A again right away

Kubiatowicz CS162 © UCB Spring 2023

Example: MIN / LRU

- Suppose we have the same reference stream: - A B C A B D A D B C B
- Consider MIN Page replacement:

		<u> </u>									
Ref: Page:	A	В	С	A	В	D	A	D	В	С	В
1	А									С	
2		В									
3			С			D					

MIN: 5 faults

– Where will D be brought in? Look for page not referenced farthest in future

- What will LRU do?
 - Same decisions as MIN here, but won't always be true!

Lec 18.15

Kubiatowicz CS162 © UCB Spring 2023



- faults 12 10 of Imhar 1 2 3 4 number of frames
- One desirable property: When you add memory the miss rate drops (stack property)
 - Does this always happen?
 - Seems like it should, right?
- · No: Bélády's anomaly
 - Certain replacement algorithms (FIFO) don't have this obvious property!

Lec 18.19

3/21/23

- Not necessarily for FIFO! (Called Bélády's anomaly)

Ref: Page	А	В	С	D	А	В	Е	А	В	С	D	Е
· 1	Α			D			Е					
2		В			А					С		
3			С			В					D	
Ref: Page	Α	В	С	D	Α	В	Е	А	В	С	D	Е
· 1	Α						Е				D	
2		В						А				Е
3			С						В			
4				D						С		

- After adding memory:

 With FIFO, contents can be completely different
 In contrast, with LRU or MIN, contents of memory with X pages are a subset of contents with X+1 Page
 Kubiatowicz CS162 © UCB Spring 2023

 Lec 18.20



Clock Algorithms Variations







Locality In A Memory-Reference Pattern

- Program Memory Access Patterns have temporal and spatial locality
 - Group of Pages accessed along a given time slice called the "Working Set"
 - Working Set defines minimum number of pages for process to behave well
- Not enough memory for Working Set \Rightarrow Thrashing
 - Better to swap out process?







- ∆ = working-set window = fixed number of page references – Example: 10,000 instructions
- WSi (working set of Process Pi) = total set of pages referenced in the most recent ∆ (varies in time)

Kubiatowicz CS162 © UCB Spring 2023

- if Δ too small will not encompass entire locality
- if Δ too large will encompass several localities
- if $\Delta = \infty \Rightarrow$ will encompass entire program
- D = Σ|WSi| = total demand frames
- if D > m \Rightarrow Thrashing
 - Policy: if D > m, then suspend/swap out processes
 - This can improve overall system behavior by a lot!

3/21/23

What about Compulsory Misses? Linux Memory Details? Memory management in Linux considerably more complex than the Recall that compulsory misses are misses that occur the first time that a examples we have been discussing page is seen Memory Zones: physical memory categories - Pages that are touched for the first time - ZONE DMA: < 16MB memory, DMAable on ISA bus - Pages that are touched after process is swapped out/swapped back in - ZONE NORMAL: $16MB \rightarrow 896MB$ (mapped at 0xC000000) Clustering: - ZONE HIGHMEM: Everything else (> 896MB) - On a page-fault, bring in multiple pages "around" the faulting page • Each zone has 1 freelist, 2 LRU lists (Active/Inactive) - Since efficiency of disk reads increases with sequential reads, makes Many different types of allocation sense to read several sequential pages - SLAB allocators, per-page allocators, mapped/unmapped Working Set Tracking: Many different types of allocated memory: - Use algorithm to try to track working set of application - Anonymous memory (not backed by a file, heap/stack) - When swapping process back in, swap in working set - Mapped memory (backed by a file) Allocation priorities - Is blocking allowed/etc 3/21/23 Kubiatowicz CS162 © UCB Spring 2023 Lec 18.37 3/21/23 Kubiatowicz CS162 © UCB Spring 2023 Lec 18.38

Linux Virtual memory map (Pre-Meltdown)



Pre-Meltdown Virtual Map (Details)

- Kernel memory not generally visible to user
 - Exception: special VDSO (virtual dynamically linked shared objects) facility that maps kernel code into user space to aid in system calls (and to provide certain actual system calls such as gettimeofday())
- Every physical page described by a "page" structure
 - Collected together in lower physical memory
 - Can be accessed in kernel virtual space
 - Linked together in various "LRU" lists
- · For 32-bit virtual memory architectures:
- When physical memory < 896MB
 - » All physical memory mapped at 0xC0000000
- When physical memory >= 896MB
 - » Not all physical memory mapped in kernel space all the time
 - » Can be temporarily mapped with addresses > 0xCC000000
- For 64-bit virtual memory architectures:
 - All physical memory mapped above 0xFFFF80000000000

3/21/23

Lec 18.39

3/21/23

Kubiatowicz CS162 © UCB Spring 2023

	Post Meltdown Memory Map		Conclusion					
 Meltdown f Exploit s 1: // i 2: uch 3: flu 4: try 5: uch 6: uch 7: j 6: uch 8: // i 8: // i Some de » Reas » Note » Catch Patch: Nee Without Need at when ch Fix: better l 	Haw (2018, Intel x86, IBM Power, ARM) peculative execution to observe contents of kernel memory Set up side channel (array flushed from cache) ar array[256 * 4096]; sh(array); // Make sure array out of cache { // catch and ignore SIGSEGV (illegal access) char dummy = array[result * 4096]; // Try access! char dummy = array[result * 4096]; // Iteak info! atch(){;} // Could use signal() and setjmp/longjmp scan through 256 array slots to determine which loaded ttails: ion we skip 4096 for each value: avoid hardware cache prefetch that value detected by fact that one cache line is loaded in and ignore page fault: set signal handler for SIGSEGV, can use setjump ed different page tables for user and kernel PCID tag in TLB, flush TLB <i>twice</i> on syscall (800% overhead!) least Linux v 4.14 which utilizes PCID tag in new hardware to a ange address space hardware without timing side-channels	/longjmp avoid flushing	 Repla FIF MII LR Worki Se' Poi Clock Arr Sw If p Nth-ct Giv Secor Div 	cement policies O: Place pages on queue, replace page at end N: Replace page that will be used farthest in future U: Replace page used farthest in past Ing Set: of pages touched by a process recently nt of Replacement algorithms is to try to keep working set in memory Algorithm: Approximation to LRU ange all pages in circular list eep through them, marking as not "in use" age not "in use" for one pass, than can replace nance clock algorithm: Another approximate LRU e pages multiple passes of clock hand before replacing id-Chance List algorithm: Yet another approximate LRU ide pages into two groups, one of which is truly LRU and managed of	y on page faults.			
3/21/23	Kubiatowicz CS162 © UCB Spring 2023	Lec 18.41	3/21/23	Kubiatowicz CS162 © UCB Spring 2023	Lec 18.42			