



#### Recall: Second-Chance List Algorithm (VAX/VMS)



- · Split memory in two: Active list (RW), SC list (Invalid)
- · Access pages in Active list at full speed
- Otherwise, Page Fault
  - Always move overflow page from end of Active list to front of Second-chance list (SC) and mark invalid
  - Desired Page On SC List: move to front of Active list, mark RW
  - Not on SC list: page in to front of Active list, mark RW; page out LRU victim at end of SC list

Kubiatowicz CS162 © UCB Spring 2023


Lec 19.3



- · Keep set of free pages ready for use in demand paging
  - Freelist filled in background by Clock algorithm or other technique ("Pageout demon")
  - Dirty pages start copying back to disk when enter list
- · Like VAX second-chance list
  - If page needed before reused, just return to active set
- Advantage: faster for page fault
  - Can always use page (or pages) immediately on fault


Kubiatowicz CS162 © UCB Spring 2023

<ul> <li>Allocation of Page Frames (Memory Pages)</li> <li>How do we allocate memory among different processes? <ul> <li>Does every process get the same fraction of memory? Different fractions?</li> <li>Should we completely swap some processes out of memory?</li> </ul> </li> <li>Each process needs <i>minimum</i> number of pages <ul> <li>Want to make sure that all processes that are loaded into memory can make forward progress</li> <li>Example: IBM 370 – 6 pages to handle SS MOVE instruction: <ul> <li>instruction is 6 bytes, might span 2 pages</li> <li>2 pages to handle <i>from</i></li> <li>2 pages to handle to</li> </ul> </li> <li>Possible Replacement Scopes: <ul> <li>Global replacement – process selects replacement frame from set of all frames; one process can take a frame from another</li> <li>Local replacement – each process selects from only its own set of allocated frames</li> </ul> </li> </ul></li></ul>		
3/23/23 Kubiatowicz CS162 © UCB Spring 2023 Lec 19.6		
Page-Fault Frequency Allocation • Can we reduce Capacity misses by dynamically changing the number of pages/application?		



#### Linux Memory Details? Administrivia Memory management in Linux considerably more complex than the Still Grading Midterm 2 examples we have been discussing - Done tonight!!! Memory Zones: physical memory categories - We will release solutions at the same time that we release grades - ZONE DMA: < 16MB memory, DMAable on ISA bus • Both Homework 4 and Project 2 are due in week after Spring break - ZONE NORMAL: $16MB \rightarrow 896MB$ (mapped at 0xC000000) - Don't wait until end of Spring break! - ZONE HIGHMEM: Everything else (> 896MB) Midterm 3: April 27 • Each zone has 1 freelist, 2 LRU lists (Active/Inactive) – Ok, so this is a while yet…! Many different types of allocation - SLAB allocators, per-page allocators, mapped/unmapped Eniov Spring Break!!! Many different types of allocated memory: - Anonymous memory (not backed by a file, heap/stack) - Mapped memory (backed by a file) Allocation priorities - Is blocking allowed/etc Kubiatowicz CS162 © UCB Spring 2023 3/23/23 Lec 19.13 3/23/23 Kubiatowicz CS162 © UCB Spring 2023 Lec 19.14

#### Linux Virtual memory map (Pre-Meltdown)




#### Pre-Meltdown Virtual Map (Details)

- Kernel memory not generally visible to user
  - Exception: special VDSO (virtual dynamically linked shared objects) facility that maps kernel code into user space to aid in system calls (and to provide certain actual system calls such as gettimeofday())
- Every physical page described by a "page" structure
  - Collected together in lower physical memory
  - Can be accessed in kernel virtual space
  - Linked together in various "LRU" lists
- · For 32-bit virtual memory architectures:
- When physical memory < 896MB</li>
  - » All physical memory mapped at 0xC0000000
  - When physical memory >= 896MB
    - » Not all physical memory mapped in kernel space all the time
    - » Can be temporarily mapped with addresses > 0xCC000000
- For 64-bit virtual memory architectures:
  - All physical memory mapped above 0xFFFF80000000000

3/23/23

Lec 19.15

3/23/23



#### Requirements of I/O

- · So far in CS 162, we have studied:
  - Abstractions: the APIs provided by the OS to applications running in a process
  - Synchronization/Scheduling: How to manage the CPU
- What about I/O?
  - Without I/O, computers are useless (disembodied brains?)
  - But... thousands of devices, each slightly different
     » How can we standardize the interfaces to these devices?
  - Devices unreliable: media failures and transmission errors
     » How can we make them reliable???
  - Devices unpredictable and/or slow
    - » How can we manage them if we don't know what they will do or how they will perform?


## Recall: Range of Timescales

Jeff Dean: "Numbers Everyone Should Know"	L1 cache reference Branch mispredict L2 cache reference Mutex lock/unlock Main memory reference Compress 1K bytes with Zippy Send 2K bytes over 1 Gbps network Read 1 MB sequentially from memory Round trip within same datacenter Disk seek Read 1 MB sequentially from disk Send packet CA->Netherlands->CA	5	ns ns ns ns ns ns ns ns
	Send Packet CA-Metherrands-VCA	100,000,000	113


Lec 19.19


3/23/23

## Example: Device Transfer Rates in Mb/s (Sun Enterprise 6000)




In a Picture





#### Example: Memory-Mapped Display Controller




## There's more than just a CPU in there!



3/23/23

Lec 19.31

3/23/23



• Transfer Mechanism: Programmed IO and DMA

Kubiatowicz CS162 © UCB Spring 2023

3/23/23

3/23/23

Lec 19.35

controlle

disk) (disk (disk) (disk

#### Transferring Data To/From Controller

#### • Programmed I/O:

- Each byte transferred via processor in/out or load/store
- Pro: Simple hardware, easy to program
- Con: Consumes processor cycles proportional to data size

#### device driver is told to transfer disk data Direct Memory Access: CPU to buffer at address X DMA controller 2 device driver tells - Give controller access to memory bus disk controller to transfers bytes to buffer X, increasing transfer C bytes - Ask it to transfer memory address from disk to b cache and decreasing C data blocks to/from at address until C = 0DMA/bus/ when C = 0, DMA interrupts CPU to signal memory directly interrupt controll transfer completion Sample interaction with DMA controller disk controller initiates DMA transfer (from OSC book): IDE disk controller 4. disk controller sends each byte to DMA disk disk controlle (disk) (disk

3/23/23

3/23/23

Kubiatowicz CS162 © UCB Spring 2023


#### Lec 19.37

Lec 19.39

3/23/23

buffer

# Kernel Device Structure



## I/O Device Notifying the OS


- The OS needs to know when:
  - $-\,\mbox{The I/O}$  device has completed an operation
  - The I/O operation has encountered an error
- I/O Interrupt:
  - Device generates an interrupt whenever it needs service
  - Pro: handles unpredictable events well
  - $-\operatorname{Con:}$  interrupts relatively high overhead
- Polling:
  - -OS periodically checks a device-specific status register
    - » I/O device puts completion information in status register
  - Pro: low overhead
- Con: may waste many cycles on polling if infrequent or unpredictable I/O operations
- · Actual devices combine both polling and interrupts
  - -For instance High-bandwidth network adapter:
    - » Interrupt for first incoming packet
    - » Poll for following packets until hardware queues are empty

Kubiatowicz CS162 © UCB Spring 2023

Lec 19.38

#### **Recall: Device Drivers**

- Device Driver: Device-specific code in the kernel that interacts directly with the device hardware
  - Supports a standard, internal interface
  - Same kernel I/O system can interact easily with different device drivers
  - Special device-specific configuration supported with the ioctl() system call
- Device Drivers typically divided into two pieces:
  - Top half: accessed in call path from system calls
    - » implements a set of standard, cross-device calls like open(), close(), read(), write(), ioctl(), strategy()
    - » This is the kernel's interface to the device driver
    - » Top half will *start* I/O to device, may put thread to sleep until finished
  - Bottom half: run as interrupt routine
    - » Gets input or transfers next block of output
    - » May wake sleeping threads if I/O now complete



# Conclusion

<ul> <li>I/O Devices Types: <ul> <li>Many different speeds (0.1 bytes/sec to GBytes/sec)</li> <li>Different Access Patterns: <ul> <li>Block Devices, Character Devices, Network Devices</li> </ul> </li> <li>Different Access Timing: <ul> <li>Blocking, Non-blocking, Asynchronous</li> </ul> </li> <li>I/O Controllers: Hardware that controls actual device <ul> <li>Processor Accesses through I/O instructions, load/store to special physica memory</li> </ul> </li> <li>Notification mechanisms <ul> <li>Interrupts</li> <li>Polling: Report results through status register that processor looks at periodically</li> </ul> </li> <li>Device drivers interface to I/O devices <ul> <li>Provide clean Read/Write interface to OS above</li> <li>Manipulate devices through PIO, DMA &amp; interrupt handling</li> <li>Three types: block, character, and network</li> </ul> </li> </ul></li></ul>	I
3/23/23 Kubiatowicz CS162 © UCB Spring 2023	Lec 19.45