

Why the heck is it <u>CS</u>250 and not <u>EE</u>250?

 We answer that with a course history (with a few embedded lessons).

Warning: What follows is principally from memory. I've done my best to be accurate, but some errors or misinterpretations might exist.

Starts in 1958 with the invention of the Integrated Circuit independently by Robert Noyce (co-founder of Fairchild Semiconductor Corporation) and Jack Kilby (engineer at Texas Instruments).







Pushing forward (1)

- The reality of integrated circuits:
 - Wires are expensive (area, delay, power), transistors are cheap.
 - Pre-ICs, the opposite was true.
- > Therefore, plan the communication and the layout
 - Exploit locality, think about the "geometry" of the problem from the beginning. Choose algorithms/designs accordingly.
 - Algorithms/designs represented as communication graphs in a large number of dimensions, not a good idea.





	Managing the complexity was the key challenge. Manipulating
	multiple levels of design complexity was difficult and projected to get much worse looking forward (remember Moore's Law).
	Providing universal access to IC fabrication.
•	Solutions:
	1. Ideas from software
	2. New design representations
	3. Computer aided design tools All linked
	4. Silicon "foundries"
	5. Education



Design Representations (1)

- Previously, to generate the mask information for fabrication, the designed needed intimate knowledge of the manufacturing process. Even once this knowledge was distilled to a set of "Geometric Design Rules", this set of rules was voluminous with many special cases.
- Mead and associates come up with a much simplified set of design rules (single page description). A sort of "API" or abstraction of the process (back end processing could automatically convert this information into masks).
 - Sufficiently small set that designers could memorize.
 - Sufficiently abstract to allow process engineers to shrink the process and preserve existing layouts.
 - > Process resolution becomes a "parameter", λ .





Design Representations (2)

- Caltech Intermediate Form (CIF)
- Capture layout information, needed to generate masks and process.
- ASCII text file with geometric primitives and hierarchical definitions.
 - Simple and human readable.
 - Easy generate and parse.
 - Common sub-blocks could be reused from one design to the next (output pad drivers, etc.)



A sample CIF "wire" statement. The statement is: w25 100 200 100 100 200 200 300 200;

Lecture 01, Introduction 1

CS250, UC Berkeley Fall '09

Design Representations (3)

- Previously, designed were represented by hand drawings. Then masks where made by transferring drawings to rubylith.
 - Base layer of heavy transparent dimensionally stable Mylar. A thin film of deep red cellophane-like material covers the base layer. Patterns formed by cutting (often by hand) the transparent covering.
- Using an electronic format (CIF) meant:
 - Layouts easily stored and transmitted
 - Written to tape and transferred to manufacturer (tape out).
 - Transmitted over the network (new idea back then).
 - Software could automatically check for layout errors.
 - Generated from a program huge idea.



Design Representations (3)

- "Simplified" approach extended upward.
- "Sticks" diagrams for layout:
 - Simultaneously captures circuit topology and geometry.
 - Back end tool "fleshes out" real geometry and compacts according to geometric design rules.
- For functional circuit descriptions, transistors as "switches".
- Simple RC-based and "tau" timing models (later lead to "logical effort")
- Standard simple circuits for common functions. Previously, designers had many tricks, and many alternative circuits.











	(MOS implementation Service)
MOSIS	For many years (1980-1996) fabrication was available (mostly in the form of MPCs) to US universities for free (paid by NSF and DARPA.
	Interestingly, PARPA originally saw this as a useful application of the ARPAnet (later to be known as the Internet). ARPA had invested to put this network together - world-wide-web and email hadn't happened yet, so ARPA was looking for a way to justify their investment.
	 The MOSIS project at USC/ISI collected designs from around the country. Pesigns were FTPed to MOSIS, then brokered their manufacturing with silicon foundries.
	Become THE way to do projects in classes (like CS250) and research.
	 Over 50,000 designs prototyped for universities, industry, and government agencies.
	Continues today, subsidized by paying customers, with spare space offered for free to universities.
Lecture 01, Introduction 1	19 CS250, UC Berkeley Fall '09

E	du	cation
 The new simple design r and learn leven for con targets) 	repre Npute	sentations made it easy to teach er scientists - remember the original
Text book by Carver Me	ead a	nd Lynn Conway, 1980.
INTRODUCTION TO USE SYSTEMS	•	Presented elegant clear treatment of physics, processing, circuits, and design methodology for nMOS chips.
	•	Continued as the standard text, even long after CMOS supplanted nMOS (sadly never revised).
	•	Key to its success was the large design example
	•	OM2 design becomes the model for all microprocessor designs.
ecture 01, Introduction 1		20 CS250, UC Berkeley Fall '0



Spreading the Word

- Limited printing (of chapters 1-3) were used as course notes in 1977 by Mead at Caltech and Carlo Sequin at UC Berkeley.
- Chapters 1-5 1978 by Ivan Sutherland and Amr Mohsen at Caltech, by Bob Sproull at CMU, Frohman-Bentchkowsky at Hebrew University, Jerusalem, and by Fred Rosenberger at Washington University.
- Prepublication of entire book, in fall of 1978, in courses at Caltech and UC Berkeley, and by Kent Smith at the University of Utah, and by Lynn Conway, while visiting MIT.

CS250, UC Berkeley Fall '09

 Within a few years, this seminal text was adopted for chip design courses at over 100 universities throughout the world.



At Berkeley (2)

- Through the 1990's ...
- EE141, EE241 develop to cover much of the same material (processing, CMOS devices, circuits, sub-systems) however, 250 continues to be a practical hands-on, experience-with-real-CAD-tools, design-a-real-chip course.
- VLSI chips start to grow in complexity past practical limits of university 1-semester projects (super-scalar 000, etc.).
- Late 90's. Academic teaching/design/research focus shifts to FPGAs. Much shorter "turn-around" time. FPGAs get large and practical for wide range of applications.
- ▶ 1999: Most recent CS250 offering as a design course.
- > Spring 2007: Offered as a survey course, no design project.
- A lot has changed in 25 years! Many new challenges/opportunities on the way!
 - What of the Mead/Sutherland methodology and ideas from 1980 still apply?
 - Is there a new more appropriate methodology for the modern era?





Moore's Law for CPUs and DRAMs







<section-header> C Cacchanology Stuff(1) S eature size: mer. * 4um. now: * 0.45um. mer. * 1.0 ayers. then: aluminum. now: copper. T ensistors: mer. planar MOSFET. now: same. mer. planar MOSFET. now: same. mer. taked static CMOS now: same. flots of erazy stuff in between. The cocked static CMOS now: same. flots of erazy stuff in between. Mathematication of the signed in 1980 would work if fabrication of the si



IC Technology Stuff (3)

- Device reliability:
 - then: devices nearly never fail future (<65nm): high soft and hard error rates
- Process variations across die, die-to-die:
 - Statistical variations in processing (wire widths/resitivity, transistor dimensions/strengths, doping inconsistencies) become apparent at smaller geometries.
 - Some circuits fast, others slow. Some high-power, some low.
 - Worst case design results in very bad overall performance.
- Yield on leading edge processes dropping dramatically
 - ▶ IBM quotes yields of 10 20% on Cell processor



Full-custom:	All circuits/transistors layouts optimized for application.
Standard-cell:	Arrays of small function blocks (gates, FFs) automatically placed and routed.
Gate-array (structured ASIC):	Partially prefabricated wafers customized with metal layers or vias.
FPGA:	Prefabricated chips customized with loadable latches or fuses.
Microprocessor:	Instruction set interpreter customized through software.
Pomain Specific Processor:	Special instruction set interpreters (ex: DSP, NP, GPU).

By "ASIC", most people mean "Standard-cell" based implementation. What are the important metrics of comparison?

D P







	Gate Array				
•	Store prefabricated wafers of "active" & gate layers & local interconnect, comprising, primarily, rows of transistors. Customize as needed with "back-end" metal processing (contact cuts, metal wires). Could use a different factory.				
•	CAP software understands how to make gates, but also possible to customize at the transistor circuit level.				
	two-step manufacture :				
	first (deep) processing steps				
	customization : custom contacts & metal layers ASIC IIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII				
Lecture 01, Introductio	on I 38 CS250, UC Berkeley Fall '09				











Hybrids Chip Implementations Abound

Ex: standard practice in microprocessors that data-paths are full-custom and control (instruction decode, pipeline control) in standard-cells. (Less common recently)



Control ("random") logic difficult to "regularize". Relatively small percentage of die area/power. Permits late binding of design changes.

Extra NAND or NOR gates were often added to control section, and some wafers left without metallization, to permit late design fixes through metal mask revisions (gate-array idea).

CS250, UC Berkeley Fall '09



Early '80's Pesign Methodology and Flow



Modern ASIC Methodology and Flow



	Course Format (1)	
	The new CS250	
•	As with course from the '80s, VLSI design for architects.	system
	Focus on common ASIC design methodology:	
	 RTL synthesis and standard cell implementati transistor level layout. 	on. <u>No</u>
•	Back to a "design centric course". Learn by doi	ng.
	 Requires a lot of infrastructure set up (thanks to Yunsup!) 	0
•	Entire class works on the pieces of a large adv chip design.	/anced
	Prototype of Parlab Infinicore architecture.	
	More details later.	
Introduction	49	CS250, UC Berkeley Fall

Lect

Course Format (2)

Most closely related courses:

Lecture 01, Introduction

- CS 150 undergraduate digital design. Prerequisite.
- CS 152/252 Computer Architecture / Microarchitecture.
- EE 141/242 Transistor level circuits and layout.
- ▶ EE 244 Computer Aided Design of ICs (CAD algorithms)

Course Theme: How do we get the best design results from the standard design flow using tradeoffs in area/performance/energy and exploring microarchitectural alternatives.

CS250, UC Berkeley Fall '09









