

---

# CS 250

## VLSI System Design

### Lecture 11 – DRAM

---

2009-10-1

**John Wawrzynek and Krste Asanovic'**

with John Lazzaro

**TA: Yunsup Lee**

---

[www-inst.eecs.berkeley.edu/~cs250/](http://www-inst.eecs.berkeley.edu/~cs250/)

---



# Today's Lecture: DRAM

---

- \* **Bottom-up: DRAM core cells**
- \* **Top-down: SDRAM commands**
- \* **DRAM controller design ideas**




# Dynamic Memory Cells

---



# Recall: Capacitors in action

Because the dielectric is an insulator, and does not conduct.



After circuit “settles” ...


$$Q = C V = C * 1.5 \text{ Volts (D cell)}$$

**Q:** Charge stored on capacitor

**C:** The capacitance of the device: function of device shape and type of dielectric.

After battery is removed:

$$\text{Still, } Q = C * 1.5 \text{ Volts}$$





CS 250 L11: DRAM



Capacitor “remembers” charge

UC Regents Fall 2009 © UCB

# DRAM cell: 1 transistor, 1 capacitor




“Bit Line”



Word Line and Vdd run on “z-axis”

# A 4 x 4 DRAM array (16 bits) ....

---



# Invented after SRAM, by Robert Dennard

United States Patent Office

3,387,286

Patented June 4, 1968





1

2

**3,387,286**  
**FIELD-EFFECT TRANSISTOR MEMORY**  
 Robert H. Dennard, Croton-on-Hudson, N.Y., assignor to  
 International Business Machines Corporation, Armonk,  
 N.Y., a corporation of New York  
 Filed July 14, 1967, Ser. No. 653,415  
 21 Claims. (Cl. 340-173)


5  
 tinent in disclosing various concepts and structures which have been developed in the application of field-effect transistors to different types of memory applications, the primary thrust up to this time in conventional read-write random access memories has been to connect a plurality of field-effect transistors in each cell in a latch configuration. Memories of this type require a large number of active devices in each cell and therefore each cell re-



CS 250 L11: DRAM

UC Regents Fall 2009 © UCB

# DRAM Circuit Challenge #1: Writing




$V_{dd} - V_{th}$ . Bad, we store less charge. Why do we not get  $V_{dd}$ ?


$I_{ds} = [(\mu\epsilon W)/(2LD)] [V_{gs} - V_{th}]^2$ ,  
but "turns off" when  $V_{gs} \leq V_{th}$ !

$V_{gs} = V_{dd} - V_c$ . When  $V_{dd} - V_c = V_{th}$ , charging effectively stops!

# DRAM Challenge #2: Destructive Reads




# DRAM Circuit Challenge #3a: Sensing



Assume  $C_{cell} = 1 \text{ fF}$

Bit line may have 2000 nFet drains,  
assume bit line C of  $100 \text{ fF}$ , or  $100 * C_{cell}$ .

Ccell holds  $Q = C_{cell} * (V_{dd} - V_{th})$



When we dump this charge onto the  
bit line, what voltage do we see?


$$dV = [C_{cell} * (V_{dd} - V_{th})] / [100 * C_{cell}]$$

$$dV = (V_{dd} - V_{th}) / 100 \approx \text{tens of millivolts!}$$

In practice, scale array to get a 60mV signal.



# DRAM Circuit Challenge #3b: Sensing



# DRAM Challenge #4: Leakage ...


Bit Line

Word Line


Vdd

Parasitic currents leak away charge.

Solution: "Refresh", by reading cells at regular intervals (tens of milliseconds)




Diode leakage ...



# DRAM Challenge #5: Cosmic Rays ...



Bit Line

Word Line




Cell capacitor holds 25,000 electrons (or less). Cosmic rays that constantly bombard us can release the charge!

**Solution: Store extra bits to detect and correct random bit flips (ECC).**



Cosmic ray hit.


# DRAM Challenge 6: Yield




[...]

Extra bit lines.  
Used for "sparing".

# Recall: Process Scaling



Recall process scaling ("Moore's Law")



Due to reducing  $V$  and  $C$  (length and width of  $C$ s decrease, but plate distance gets smaller).


Recent slope more shallow because  $V$  is being scaled less aggressively.

From: "Facing the Hot Chips Challenge Again", Bill Holt, Intel, presented at Hot Chips 17, 2005.

CS 250 L11: DRAM



UC Regents Fall 2009 © UCB

# DRAM Challenge 7: Scaling




**Solution: Constant Innovation of Cell Capacitors!**

# Poly-diffusion Ccell is ancient history



"Bit Line"



Word Line and Vdd run on "z-axis"

# Early replacement: “Trench” capacitors





Figure 4

SEM photomicrograph of 0.25- $\mu\text{m}$  trench DRAM cell suitable for scaling to 0.15 $\mu\text{m}$  and below. Reprinted with permission from [17]; © 1995 IEEE.


# Final generation of trench capacitors




The companies that kept scaling trench capacitors are in the process of going out of business ...



# Modern cells: “stacked” capacitors



# Micron 50nm 1-Gbit DDR2 die photo



CS 250 L11: DRAM

SI-21427 23DEC08 DG

1000  $\mu$ m

UC Regents Fall 2009 © UCB

# Memory Arrays

---

Older SDRAM part: 133 Mhz, 128 Mb



128Mb: x4, x8, x16  
SDRAM


**SYNCHRONOUS  
DRAM**

MT48LC32M4A2 – 8 Meg x 4 x 4 banks  
MT48LC16M8A2 – 4 Meg x 8 x 4 banks  
MT48LC8M16A2 – 2 Meg x 16 x 4 banks


*For the latest data sheet, please refer to the Micron Web site: [www.micron.com/dramds](http://www.micron.com/dramds)*



# A “bank” of 32 Mb (128Mb chip -> 4 banks)



# Recall DRAM Challenge #3b: Sensing



How do we reliably sense a 60mV signal?


Compare the bit line against the voltage on a "dummy" bit line.

[...]

"Dummy" bit line.  
Cells hold no charge.

Bit line to sense


Dummy bit line



# “Sensing” is row read into sense amps

Slow! This **7.5ns** period DRAM (**133 MHz**) can do row reads at only **75 ns** (**13 MHz**).

DRAM has **high latency** to first bit out. A fact of life.



# An ill-timed refresh may add to latency


Bit Line

Word Line


V<sub>dd</sub>

Parasitic currents leak away charge.

Solution: "Refresh", by reading cells at regular intervals (tens of milliseconds)



Diode leakage ...




# Latency is not the same as bandwidth!

Thus, push to faster DRAM interfaces

What if we want all of the 2048 bits?  
In row access time (75 ns) we can do  
10 transfers at 133 MHz.  
8-bit chip bus  $\rightarrow 10 \times 8 = 80$  bits  $\ll 2048$   
Now the row access time looks fast!

12-bit row address input

1  
o  
f  
4  
0  
9  
6  
d  
e  
c  
o  
d  
e  
r



2048 bits delivered by sense amps

Select requested bits, send off the chip




# Sadly, it's rarely this good ...

What if we want all of the 2048 bits?

The "we" for a CPU would be the program running on the CPU.

Recall Amdahl's law: If 20% of the memory accesses need a new row access ... not good.



# DRAM latency/bandwidth chip features

---

- \* **Columns:** Design the right interface for CPUs to request the subset of a column of data it wishes:

2048 bits delivered by sense amps



Select requested bits, send off the chip

- \* **Interleaving:** Design the right interface to the 4 memory banks on the chip, so several row requests run in parallel.

Bank 1

Bank 2

Bank 3


Bank 4



# Off-chip interface for the Micron part ...

A clocked bus protocol  
(133 MHz)

Note! This example is best-case!  
To access a new row, a slow ACTIVE command must run before the READ.




DRAM is controlled via  
commands  
(READ, WRITE,  
REFRESH, ...)


Synchronous  
data output.




# Opening a row before reading ...




# However, we can read columns quickly



# Why? Reading “delivered bits” is fast.



# Precharge can also be done manually




Between first ACTIVE and PRECHARGE, we can do as many READ and WRITE commands on a row as we wish ...





# Interleave: Access all 4 banks in parallel



NOTE: Each READ command may be to any bank. DQM is LOW.

 DON'T CARE

**Figure 8**  
**Random READ Accesses**


Can also WRITE, PRECHARGE, ACTIVE banks concurrently.



# From DRAM chip to DIMM module ...

Each RAM chip responsible for 8 lines of the 64 bit data bus (U5 holds the check bits).

Commands sent to all 9 chips, qualified by per-chip select lines.



CS 250 L11: DRAM

UC Regents Fall 2009 © UCB

# DRAM Controller Ideas


---






# Model SDRAM command semantics ...

(A) Simplified bank state diagram



(B) Operation resource utilization

	Cycle	1	2	3	4
Precharge:	Bank		█	█	█
	Address		█		
	Data				
Activate:	Bank		█	█	█
	Address		█		
	Data				
Read:	Bank				
	Address		█		
	Data				█
Write:	Bank		█		
	Address		█		
	Data				



# Set scheduling algorithms in gates ...






Figure 4. Memory access scheduler architecture.




**From:** Memory Access Scheduling


# Scheduling algorithms ...



a) Arrival order (and FCFS schedule)



(b) FR-FCFS schedule



(c) PAR-BS schedule

FCFS schedule batch-completion (stall) times					FR-FCFS schedule batch-completion (stall) times					PAR-BS schedule batch-completion (stall) times				
Thread 1	Thread 2	Thread 3	Thread 4	AVG	Thread 1	Thread 2	Thread 3	Thread 4	AVG	Thread 1	Thread 2	Thread 3	Thread 4	AVG
4	4	5	7	5	5.5	3	4.5	4.5	4.375	1	2	4	5.5	3.125



From:

CS 250 L11: DRAM

## Parallelism-Aware Batch Scheduling:

Enhancing both Performance and Fairness of Shared DRAM Systems

Onur Mutlu Thomas Moscibroda

Microsoft Research


{onur,moscitho}@microsoft.com

UC Regents Fall 2009 © UCB

# For more concurrency: rethink DIMMs?

Traditional DIMMs minimize pins by sharing wires.


As SDRAM chip interfaces get faster, should we optimize concurrency instead?




CS 250 L11: DRAM

UC Regents Fall 2009 © UCB


# Web server data ...



(A) 32 KB Row Reuse



(B) 8 KB Segment Reuse




(C) 256 B Block Reuse

Figure 1. Cumulative distribution of SDRAM access reuse distances.

**From:** Memory Controller Optimizations for Web Servers



# ... yields DRAM chip architecture ideas



**Figure 2. Virtual Channel SDRAM organization ( $N$  Banks and  $M$  Channels).**

**From:** Memory Controller Optimizations for Web Servers



# **Next Week: Practical design techniques**

---

**\* Tuesday: Micro-architecture**

**\* Thursday: Signalling, etc.**

