R. Furuta, J. Scofield, and A. Shaw

472

	Using PAGE. 1 Wiley-Interscience	Swi75
	New York, N.Y., 1972.	2
EID80a	REID, B. K. "A high-level approach to	
	computer document formatting." In	
	Conf. Rec. 7th Annual ACM Symp. on	
	Principles of Programming Languages	
	(Las Vegas, Nev., Jan. 1980), ACM, New	
	York, 1980, pp. 24-31.	SMIT82
EID80b	REID, B. K., AND WALKER, J. H.	
	SCRIBE Introductory User's Manual,	
	3rd ed., preliminary draft. Unilogic,	
	Pittsburgh, 1980.	SPIV80
EID90c	REID, B. K. "Scribe: A Document	
	Specification Language and Its Com-	
	piler," Ph.D. dissertation, Computer	
	Science Dep., Carnegie-Mellon Univ.,	
	Pittsburgh, Pa., Oct. 1980. Also issued	STAL80
	as Tech. Rep. CMU-CS-81-100.	
EID81	REID, B. K. "The Scribe document	
	specification language and its com-	
	piler." In Abstracts of the Presented	STAL81
	Papers, Int. Conf. Research and	
	Trends in Document Preparation Sys-	
	tems (Lausanne, Switzerland, Feb.	
	1981) Quina Institutes of Thatasan	

	Washington, Seattle, April 1981.	
TESL72	134, Computer Science Lab., Univ. of	
	ROBERTSON, K. "ESP, a direct access	8 281a
	J. 57, 6 (July-Aug. 1978), 1947-1969.	!
	system: A retrospective. Bell Syst. Tech.	
	RITCHIE, D. M. UNIX time sharing	c78
	Lausanne and Zurich, pp. 59-62.	
	1981), Swiss Institutes of Technology,	

쭚 H

Seyb81			SALT65	Rong81b
bridge, Mass., 1965, sec. AH.9.01. SEYBOLD, J. "Xerox's 'Star'," The	programmer's guide. 2nd ed., P. A. Crisman (Ed.). The M.I.T. Press, Cam-	editing: TYPSET, RUNOFF." In The Compatible Time-Sharing System: A	of Washington, Seattle, 1981. SALTZER, J. "Manuscript typing and	ROBERTSON, K. R. "ESP: A Direct Access Editor." Master's thesis, Univ.
Тном75			Тнас79	

VANW81	Switzerland, Feb. 1981), Swiss Institutes	
	ment Preparation Systems (Lausanne,	
	Conf. Research and Trends in Docu-	
	stracts of the Presented Papers, Int.	
VANW80	tle, Oct. 1980. Also available in the Ab-	
	Comp. Sci., Univ. of Washington, Seat-	
	Abstract)," Tech. Rep. 80-10-02, Dep. of	
	Survey, concepts, and issues (Extended	
	J. "Document formatting systems:	
VANL73	SHAW, A., FURUTA, R., AND SCOTTELD,	806
	Washington, Seattle, April 1980.	
	02, Dep. of Computer Science, Univ. of	
VAND71	preparation systems," Tech. Rep. 80-04-	
	Shaw, A. C. "A model for document	80a
	Seybold Report 10, 16 (April 27, 1981).	:
		•

SHAW

SHAW80a

2	1979) 64-73	
20	PLAN Notices (ACM) 14, 9 (Sept.	
	gramming language Smalltalk-72," SIG-	
	Shoch, J. F. "An overview of the pro-	c79
	ogy. Winthrop, Cambridge, Masa., 1980.	
	SHNEIDERMAN, B. Software Psychol-	80
	pp. 47-52.	
	of Technology, Lausanne and Zurich,	
<	Switzerland, Feb. 1981), Swiss Institutes	
	ment Preparation Systems (Lausanne,	

SHO

ence Dep. Rep. STAN-CS-75-499.
SMITH, D. C., IRBY, C., KIMBALL, R.,
AND VERPLANK, B. Designing the Star Stanford, Calif., June 1975. Also issued as Stanford Artificial Intelligence Lab. user interface. Byte 7, 4 (April 1982) 242-282. SMITH, D. C. "PYGMALION: A Cre-Memo AIM-260 and as Computer Sci-Programming Programming Stanford

met guide to typesetting technical text by computer, Version -1. American Mathematical Society, Providence, R.I. SPIVAK, M. The Joy of TEX: A gour-

for TENEX users." Al Memo STALLMAN, R. M. "EMACS manual M.I.T. Artificial Intelligence Lab., Cam-555

report is a revised version of Al Memo 519, M.I.T. Artificial Intelligence Lab., 6 (June 1981), 147-156. Also available tensible, customizable self-documenting display editor." In Proc. ACM SIG-PLAN SIGOA Symp. on Text Manipulation, SIGPLAN Notices (ACM) 16, bridge, Mass., Sept. 1980.
STALLMAN, R. M. "EMACS, the exas SIGOA Newsletter (ACM) 2, 1&2 (Spring/Summer 1981), 147-156. This Cambridge, Mass., June 1979.

Calif, Sep., 1972.
Calif, Sep., 1972.
THACKER, C. P., McCREIOHT, E. M.,
LAMPSON, B. W., SPROULL, R. F., AND
ROGGS, D. R. "Alto: A personal com-TESLER, L. "PUB: The document compiler," Operating Note 70. Stanford Artificie I Intelligence Project, Stanford,

Boccs, D. R. "Alto: A personal computer," Tech. Rep. CSL-79-11, Xerox Palo Alto Research Center, Palo Alto,

try ROFF(1). Bell Telephone Laboratories, 1975, en-THOMPSON, K., AND RITCHIE, D. M. UNIX Programmer's Manual, 6th ed.

VAN DAM, A., AND RICE, D. E.

On-line

text editing: A survey, ACM Comput. Surv. 3, 3 (Sept. 1971), 93-114.
VANLEHN, K. A. "SAIL user manual."
Rep. STAN-CS-73-373, Stanford Dep. of Comp. Sci., Stanford, Calif., July 1973, Also issued as Stanford Artificial YAN WYK, C. J. "A Language for Typesetting Graphics," Ph.D. disserta-Intelligence Lab. Memo AIM-204.
VAN WYK, C. J. "A Language

SIGOA Symp. on Text Manipulation, SIGPLAN Notices (ACM) 18, 6 (June VAN WYK, C. J. A graphics typesetting language. In Proc. ACM SIGPLAN mer 1981), 99-107 Newsletter (ACM) 2, 1, 2 (Spring/Sum-1981), 99-107. Also available as SIGOA

Stanford Univ., Stanford, Calif.,

Received May 198 November 1981; final revision accepted

Cache Memories

University of California, Berkeley, California 94720

ALAN JAY SMITH

execution rate of the machine to be substantially increased. In order to function percent of the time required to access main memory, cache memories permit the use. Since instructions and data in cache memories can usually be referenced in 10 to 25 those portions of the contents of main memory which are (believed to be) currently in features and trade-offs. A large number of original, trace-driven simulation results are we explain the various aspects of cache memories and discuss in some detail the design effectively, cache memories must be carefully designed and implemented. In this paper Cache memories are used in modern, medium and high-speed CPUs to hold temporarily presented. Consideration is given to practical implementation questions as well as to more abstract design issues.

algorithm (demand versus prefetch), the placement and replacement algorithms, line size behavior of split data/instruction caches, and cache size. Our discussion includes other store-through versus copy-back updating of main memory, cold-start versus warm-start Throughout the paper, we use as examples the implementation of the cache in the Amdahl 470V/6 and 470V/7, the IBM 3081, 3033, and 370/168, and the DEC VAX 11/780 aspects of memory system architecture, including translation lookaside buffers. miss ratios, multicache consistency, the effect of input/output through the cache, the An extensive bibliography is provided. Specific aspects of cache memories that are investigated include: the cache fetch

[Computer Systems Organization]: General; C.4 [Computer Systems Organiza-Categories and Subject Descriptors: B.3.2 [Memory Structures]: Design Styles—cache memories; B.3.3 [Memory Structures]: Performance Analysis and Design Aids; C.O. tion]: Performance of Systems

General Terms: Design, Experimentation, Measurement, Performance

through, Amdahl 470, IBM 3033, BIAS Additional Key Words and Phrases: Buffer memory, paging, prefetching, TLB, store-

INTRODUCTION

Definition and Rationals

systems to hold temporarily those portions in main memory (for reasons discussed throughout this paper). Thus, a central processing unit (CPU) with a cache membuffer memories used in modern computer ory needs to spend far less time waiting for tion located in cache memory may be accessed in much less time than that located (believed to be) currently in use. Informaof the contents of main memory which are Cache memories are small, high-speed

tion can be obtained from a cache, on the other hand, in 50 to 100 nanoseconds. Since a very substantial decrease of any cache memory at all would produce the performance of such machines is alcessed in 300 to 600 nanoseconds; informa-7, IBM 3033), main memory can be acand/or stored. For example, in typical large, high-speed computers (e.g., Amdahl 470V/ instructions and operands to be fetched ready limited in instruction execution rate by cache memory access time, the absence Ħ execution

speed. Virtually all modern large computer sys-

Permission to copy without fee all or part of this material is granted provided that the copies are not made or distributed for direct commercial advantage, the ACM copyright notice and the title of the publication and its date appear, and notice is given that copying is by permission of the Association for Computing Machinery. To copy otherwise, or to republish, requires a fee and/or specific permission.

© 1982 ACM 0010-4892/82/0900-0473 \$00.75

Cache Memories

NTRODUCTION Overview of Cache Design Definition and Rationale

. DATA AND MEASUREMENTS

Trace-Driven Simulation The Traces Simulation Evaluation

2. ASPECTS OF CACHE DESIGN AND OPERA. Simulation Methods

Placement Algorithm Cache Fetch Algorithm Line Size

Replacement Algorithm
Write-Through versus Copy-Back
Effect of Multiprogramming: Cold-Start and /arm-Start

Multicache Consistency Virtual Address Cache Data/Instruction Cache

User/Supervisor Cache input/Output through the Cache

2.14 Multilevel Cache 2.13 Cache Bandwidth, Data Path Width, and Acess Resolution

2.17 Translator 2.16 Translation Lookaside Buffer Pipelining

3. DIRECTIONS FOR RESEARCH AND DEVEL 2.18 Memory-Based Cache
2.19 Specialized Caches and Cache Components

3.1 On-Chip Cache and Other Technology Ad-

Multicache Consistency

Hit Ratio versus Size mplementation Evaluation

TLB Design

APPENDIX. EXPLANATION OF TRACE NAMES ACKNOWLEDGMENTS Cache Parameters versus Architecture and

REFERENCES

chines have cache memories; for example, the DEC VAX 11/780, 11/750 [ARMS81], tems have cache memories; for example, the Amdahl 470, the IBM 3081 [IBM82, REIL82, Gusr82], 3033, 370/168, 360/195, the Univac 1100/80, and the Honeywell 66/ microprocessor. We believe that within the Apollo, which uses a Motorolla 68000 80. Also, many medium and small size ma-PDP-11/70 [STRE76, SNOW78], and

Computing Surveys, Vol. 14, No. 3, September 1982

ninimizing the delay due to a miss, and

3

the hit ratio),

ninimizing the time to access informa-

ion that is indeed in the cache (access

Ξ

Maximizing the probability of finding a

nemory reference's target in the cache

generally has four aspects:

Cotimizing the design of a cache memory

tound in the cache.

si ce on-chip access times are much smaller then off-chip access times. Thus, the mapuser architecture implementations. teral presented in this paper should be resyant to almost the full range of combenefit substantially from an on-chip cache for the Texas Instruments 99000 [LAFF81 m-mories in one chip microcomputers will progress sufficiently to permit cache (Cn-chip addressable memory is planned tv 5 to four years, circuit speed and density Even microcomputers could

structions are mostly executed sequentially. Since the cache memory buffers segments needed information is also likely of siformation that have been recently near future are likely to be near the current loc lity, or locality by time, means that the information which will be in use in the near fut ure is likely to be in use already. This use, the property of locality implies that rays) are usually stored together, and programs: related data items (variables, arbe expected from common knowledge of loci of reference. This type of behavior can the loci of reference of the program in the space. Locality by space, then, means that ually contiguous segments of that address consist of a fairly small number of individaddress space which are in use generally cally by space, means that portions of the gre n loops in which both data and instruc-tions are reused. The second property, lotyle of behavior can be expected from protime. This first property, called temporal revaain largely the same for long periods of portions of the address space are favored for nly over its address space, and which trisutes its memory references nonunilocality" [Denn72]. The property of locality has two aspects, temporal and spatial.
Our short periods of time, a program disex lained by reference to the "property of er short periods of time, a program dishe success of cache memories has been

ing of instructions. The E-unit (execution) The I-unit (instruction) is responsible for processor storage control function.)

are shown in Figure 1. The major composeveral parts or functions, some of which primary interest in this paper. It contains The S-unit is the part of the CPU of

(4) minimizing the overheads of updating consistency, etc. main memory, maintaining multicache

sufficiently stressed in the literature and it and access time. This trade-off has not been meaningful, a familiarity with many of the order for these detailed discussions to be able, measurement results are presented. In ries is discussed at length and, where availunder suitable cost constraints, of course.) remainder of this section, we explain the aspects of cache design is required. In the In this paper, each aspect of cache memo-There is also a trade-off between hit ratio of this paper, there is an extensive bibliogare expanded upon in Section 2. At the end cache memory design. These discussions then we briefly discuss several aspects of operation of a typical cache memory, and is one of our major concerns in this paper. some aspects of cache design. CLAR81 is in particular to refer to BADE79, BARS72, paper, although we have referred to items in the bibliography are referenced in the all relevant literature. Not all of the items raphy in which we have attempted to cite particularly interesting as it discusses the GIBS67, and KAPL73 for other surveys of there as appropriate. The reader may wish design details of a real cache. (All of these have to be accomplished (See also

Overview of Cache Design

tually and sometimes physically, into three parts: the I-unit, the E-unit, and the S-unit. as executing an instruction, and it contains does most of what is commonly referred to some local buffers for lookahead prefetchinstruction fetch and decode. It may have Many CPUs can be partitioned, concepmemory interface between the I-unit and tions. The S-unit (storage) provides the the logic for arithmetic and logical opera-E-unit. (IBM calls the S-unit the PSCF, or

nent of the S-unit is the cache memory.




Figure 1. A typical CPU design and the S-unit.

machine design, there can be an ASIT (adbuffers (caches) recently generated (virtual a TLB (translation lookaside buffer) which There is usually a translator, which transin later sections of this paper. dress space identifier table), a BIAS (buffer address, real address) pairs. Depending on lates virtual to real memory addresses, and invalidation address stack), and some writethrough buffers. Each of these is discussed

typical S-unit, showing only the more im-2. A discussion of this flowchart follows. to the operation of the design in Figure Figure 3 is a flowchart that corresponds typical of that used by IBM (in the 370/168 the cache and the TLB. This design is portant parts and data paths, in particular and 3033) and by Amdahl (in the 470 series) Figure 2 is a diagram of portions of a

often organized as shown, as a number of control signal. The virtual address is passed ally from the CPU, and the appropriate with the arrival of a virtual address, genermatch to the virtual address. If a match is ments is then searched associatively for a select a set of elements. That set of eledomizes it, and uses that hashed number to groups (sets) of elements, each consisting of a virtual address and a real address. The which maps virtual to real addresses. It to both the TLB and the cache storage. The TLB is a small associative memory try in the TLB set is updated. passed along to the comparator to deterfound, TLB accepts the virtual page number, ran-Finally, the replacement status of each enmine whether the target line is in the cache. The operation of the cache commences the corresponding real address

into the segment and page tables for the address, real address) pair needed for the order bits of the virtual address as an entry in Figure 2) is invoked. It uses the hightranslation, then the translator (not shown If the TLB does not contain the (virtual

Function

Translation Lookaside Buffer

Cache Address B Data Arrays

The state of the s

477

Valid

Byte in

main memory. The replacement status inof the desired line is transmitted to the cache do not match), then the real address modification, then the line is copied back to memory has not yet been updated with the formation is used to determine which line storage. The line is also passed to the shif machine cycles, the target line arrives from from the cache has been modified, and main the target line. If the line to be removed to remove from the cache to make room for main memory and is loaded into the cache leted from the cache. After some number of main memory; otherwise, it is simply de-If a miss occurs (i.e., addresss tags in the

14 Out Address Tags Compare Addresses

to Select Set

Cache Aspects

cache memory.

information into the cache. Several possialgorithm is used to decide when to bring Cache Fetch Algorithm. The cache fetch

initially to a mechanism which uses the middle part of the virtual address (the line separately in the "address array" and "data age stores the data and address tags together, as shown in Figures 2 and 4. Other of all the selected set are read into a comage in the cache. The tags of the elements Figure 4). The line is the quantum of storof a real address tag and a line of data (see in the cache. Each entry consists primarily number) as an index to select a set of entries the line (or a part of it) containing the array," respectively.) If a match is found, times, the address tags and data are stored from the TLB. (Sometimes the cache storparator and compared with the real address is then shifted to select the target bytes and the replacement status of the entries in target locations is read into a shift register which are in turn transmitted to the source the cache set are updated. The shift register

register for the target bytes to be selected.

Send Virtual Address to Translator

Status in TLB

Update Rep

Send Real Address to Main Memory

future use), thus replacing an existing TLB The virtual address is also passed along

of the original data request.

Seelect

To Main

Byte Select & Align

B. Select Data

Data Out

CACHE OPERATION FLOW CHART

Figure 2. A typical cache and TLB design.

design alternatives. Below, we point out some of the design alternatives for the simplified and specific; it does not show The cache description given above is both

Real Address Tag Cache Entry Data

Entry 1 | Entry 2 i Entry E Replacement Status

Figure 4. Structure of cache entry and cache set

such as shared writeable code (semaalso possible for the cache fetch algorithm attempt to guess what information will soon bilities exist: information can be fetched on tive fetch) and designate some information, to omit fetching some information (selecdemand (when it is needed) or prefetched write-through (see below). be no fetch-on-write in systems which use be needed and obtain it in advance. It is (before it is needed). Prefetch algorithms phores), as unfetchable. Further, there may

memory is called a set and the number of in the cache. Each such (small) associative algorithm in such a set-associative memory of sets, the set size, and the placement will be placed. Later in this paper we conin which set a piece (line) of information placement algorithm is used to determine is conducted is called the set size. The elements over which the associative search whether the desired information is located memories has to be searched to determine memories. Thus, only one of the associative ganized as a group of smaller associative somewhat slow, the cache is generally ormemories are usually very expensive and associatively, and because large associative tion is generally retrieved from the cache sider the problem of selecting the number Cache Placement Algorithm. Informa-Line Size. The fixed-size unit of infor-

mation transfer between the cache and main memory and secondary storage. Semain memory is called the line. The line sometimes referred to as a block.) the memory system design. (A line is also which is the unit of transfer between corresponds conceptually to the page lecting the line size is an important part of

memory and the cache is full, some information in the cache must be selected for mation is requested by the CPU from main Replacement Algorithm. When infor-

Figure 3. Cache opension flow chart.

replacement. Various replacement algorithms are possible, such as FIFO (first in, first out), LRU (least recently used), and random. Later, we consider the first two of these.

processor system. This requirement is discache memories in a tightly coupled multineed to maintain consistency among the The choice between copy-back and writemain memory. If the information is not in cache be either updated or purged from that if the information is in the cache, the write occurs. Write-through may specify mediately updates main memory when a other strategy, known as write-through, imfrom the cache (i.e., fetch-on-write). Anrequire that the line be fetched if it is absent memory can be updated when that line is ory can receive the write and the main ory, that operation can actually be reflected through strategies is also influenced by the the cache, it may or may not be fetched. replaced in the cache. This strategy is known as copy-back. Copy-back may also ber of ways. For example, the cache memin the cache and main memories in a numthe CPU performs a write (store) to mem-Main Memory Update Algorithm. When 8

studies consider this multiprogramming enempty cache are called cold-start miss raof the cache miss ratio is due to loading onds. This means that a significant fraction warm-start miss ratios. Our simulation time the cache becomes full are called that are measured when starting with an been running for some time. Miss ratios data and instructions for a new process, rather than to a single process which has time, and they alternate every few millisecmultiprogrammed; many processes run on puter systems with cache memories are tios and Multiprogramming. Most comios, and those that are measured from the the CPU, Cold-Start versus Warm-Start Miss Rathough only one can run at a

User/Supervisor Cache. The frequent switching between user and supervisor state in most systems results in high miss ratios because the cache is often reloaded (i.e., cold-start). One way to address this is to incorporate two cache memories, and allow the supervisor to use one cache and

Computing Surveys, Vol. 14, No. 3, September 1982

the user programs to use the other. Potentially, this could result in both the supervisor and the user programs more frequently finding upon initiation what they need in the cache.

used to control making and updating of (p.ge or line flagged to permit modification) to be in only one cache at a time. A centralized or distributed directory may be problem of making sure that all copies of a gi en piece of information (which potentially could exist in every cache, as well as or (3) to permit data that are writeable corresponding lines from all other caches steres to all other caches, and purge the dared; and memories, so that all copies are uptielly: (1) to transmit all stores to all caches so nehow be reflected in all others. A number of solutions to this problem are possible. T) e three most popular solutions are essenin the main memory) are the same. A modso system with multiple caches faces the Multicache Consistency. A multiproces ation of any one of these copies should (2) to transmit the addresses of all

the cache. as to update or invalidate the target line through policy and broadcast all writes so stream through the cache itself (in a single refrected in any and all copies of those lines Ħ im ortant that an output request stream ref rence the most current values for the information transferred. Similarly, it is also 8 channel accesses main memory rather than lem are possible. One is to direct the I/O in semory. Several solutions to this probreferences to information in memory. It is wherever found. In the latter case, processor system); another is to use a writeortant that input data be immediately nput/Output. Input/output (from and /O devices) is an additional source ဋ

Data/Instruction Cache. Another cache design strategy is to split the cache into two pages one for increased and one for instructions. The has the advantages that the bandwidth of the cache is increased and the access time (for reasons discussed later) can be ecreased. Several problems occur the overall miss ratio may increase, the two cac es must be kept consistent, and selfmodifying code and execute instructions mut; be accommodated.

a virtual address (virtual address cache). If puter systems with virtual memory, real addresses are to be used, the virtual with a real address (real address cache) or cache may potentially be accessed either quickly. Direct virtual address access is formation, so that translation can occur stores recently used address translation infirst be translated as in the example above addresses generated by the processor must cache, inverse mapping (real to virtual adcauses some problems. In a virtual address The TLB is itself a cache memory which faster (since no translation is needed), but (Figure 2); this is generally done by a TLB. done by an RTB (reverse translation buffer). dress) is sometimes needed; this can be Virtual versus Real Addressing. In com-

Cache Size. It is obvious that the larger the cache, the higher the probability of finding the needed information in it. Cache sizes cannot be expanded without limit, however, for several reasons: cost (the most important reason in many machines, especially small ones), physical size (the cache must fit on the boards and in the cabinets), and access time. (The larger the cache, the slower it may become. Reasons for this are discussed in Section 2.12.). Later, we address the question of how large is large

Multilevel Cache. As the cache grows in size, there comes a point where it may be size, there comes a point where it may be usefully split into two levels: a small, highlevel cache, which is faster, smaller, and more expensive per byte, and a larger, second-level cache. This two-level cache structure solves some of the problems that afflict caches when they become too large.

Cache Bandwidth. The cache bandwidth is the rate at which data can be read from and written to the cache. The bandwidth must be sufficient to support the proposed rate of instruction execution and I/O. Bandwidth can be improved by increasing the width of the data path, interleaving the cache and decreasing access time.

1. DATA AND MEASUREMENTS

.1 Rational

As noted earlier, our in-depth studies of some aspects of cache design and optimization are based on extensive trace-driven

n- simulation. In this section, we explain the importance of this approach, and then dister cuss the presentation of our results.

One difficulty in providing definitive statements about aspects of cache operation is that the effectiveness of a cache memory depends on the workload of the computer system; further, to our knowledge, there has never been any (public) effort to characterize that workload with respect to its effect on the cache memory. Along the same lines, there is no generally accepted model for program behavior, and still less is there one for its effect on the uppermost level of the memory hierarchy. (But see Aror 72 for some measurements, and Lehm 78 and Lehm 80, in which a model is used.)

on trace-driven simulation or direct meaance only when those statements are based possible for many aspects of cache design out, when examining certain aspects surement. We have therefore tried throughto make statements about relative performreference other measurement and tracehave also made an effort to locate and generalize from those measurements. We of simulation results and, if possible, cache memories, to present a large number literature. The reader may wish, for examdriven simulation results reported in the ple, to read Wind73, in which that author lations. discusses the set of data used for his simu-For these reasons, we believe that it is

1.2 Trace-Driven Simulation

Trace-driven simulation is an effective way desired, e.g., instruction fetch, data fetch, data store.) One or more such traces cution. (Each address may be tagged in any referenced by the program during its exeand recording every main memory location ered by interpretively executing a program memory hierarchy. A trace is usually gathmethod for evaluating the behavior of these parameters to be measured simultaparameters of the simulation model, it is of a cache (or main) memory. By varying are then used to drive a simulation model niques allow a range of values for many of line size, and so forth. Programming techpossible to simulate directly any cache size, placement, fetch or replacement algorithm,

The state of the s

FGØ1

0.050 0.100

0.010

0.020

0.005

ALU portions of many CPUs. monly found in the instruction decode and only a single cache in the system, the one years; see Bela66 for an early example of this technique, or see Pohm73. We assume not include the additional buffers comthat we simulate. Note that our model does hierarchy evaluation for the last 12 to 15 simulation has been a mainstay of memory neously, during the same simulation run [Gecs74, Marr70, Slur72]. Trace-driven

pects of workload behavior which are hard to imitate with traces. The results in workloads also include supervisor code, inthis paper are mostly of the trace-driven terrupts, context switches, and other asquires 1 to 0.1 percent as much running time and is thus very valuable in establishduced precisely. The principal advantage of an actual machine, one is unable to vary ing a genuine, workload-based, actual level measurement over simulation is that it reexperiments can be repeated and reproculties; parameters can be varied at will and most (if any) hardware parameters. Tracetime is required. Also, if one is measuring the results of the experiments are to be and hardware measurement tools. Thus, if preferred to actual measurement. Actual driven simulation has none of these diffieven approximately repeatable, standalone measurements require access to a computer In many cases, trace-driven simulation is performance (for validation). Actual

1.3 Simulation Evaluation

time without specifying a circuit technology and a circuit diagram. One can, though, about the effect of design changes on access is very difficult to make exact statements How long does it take to get information from or put information into the cache? It of a cache memory. The first is access time: There are two aspects to the performance indicate trends, and we do that throughout

reached. Note that the miss ratio is a func-Every such miss requires that the CPU wait ory references attempt to access something is the miss ratio: What fraction of all memwhich is not resident in the cache memory: The second aspect of cache performance the desired information


> orde cache design parameters on the cache size. x/y lots of miss ratios versus cache size in ies. We neasure the miss ratio and use it as the sum a two-word (eight-byte) data path. bytes, PDP-11 word = 2 bytes). The WA-ᅊ works were obtained at once. Almost all of would be required if one word at a time major figure of merit for most of our stud-TEN, WATFIV, FFT, and APL traces aswith a one-word data path (370 words = different number of memory references mer ation of the machine.) For example, a refe ences, depending on the specific implewere obtained from the cache than if two represents a cache access. A given instrucmachine design affects the number of cache tion not only of how the cache design affects the number of misses, but also of how the tion requires a varying number of memory methory references. (A memory reference We display many of these results as trace-driven studies assume a cache to show the dependence of various

1.4 Traces

each of the traces in Figure 5 are cold-start memory references for the IBM traces, and values based on simulations of 250,000 the remaining traces. The miss ratios for the traces; see Smir79 for the miss ratios of cache size is shown in Figure 5 for most of CCOMP, FCOMP, IEBDG), and one a PDF 11 workload (ROFFAS, EDC, misc laneous workload, including compi-lations and a utility program (PGO1, 333,3 3 for the PDP-11 traces. TRACE). The miss ratio as a function of computers. Each trace is for a program other 16 for the IBM 360/370 series of FGO4), one a business (commercial) workgramming; five such groups were formed been used in groups to simulate multiprowith a brief description of each.) They have (These traces are listed in the Appendix, developed for normal We have obtained 19 program address traces, 3 of them for the PDP-11 and the wo represent a scientific workload (WFV WTX, FFT, and FGO1, FGO2, FGO3 (CGOI, CTO2, CGO3, PGO2), one a production use

1.5 Simulation Methods

used or 4 traces and simulated multipro-Almost all of the simulations that were run



---IEBDG

0.020 0.050 0.100 0.002

0.010

0.005

- PGØ2

Figure 5. Individual trace miss ratios

40000

every Q time-units (where Q was usually gramming by switching the trace in use gramming and purge the cache every Q operation than uniprogrammed ones, and representative of usual computer system programmed simulations are used for two time-unit, and a miss requires 10). Multisupervisor code, but no supervisor traces memory references. A still better idea though, would have been to use uniproincluded without increasing the number of they also allow many more traces to be reasons: they are considered to be more 10,000, a cache memory reference takes 1 would have been to interleave user and simulation runs. An acceptable alternative, were available.

333,333 from the PDP-11 traces. used from each of the IBM 370 traces, and mately 250,000 memory references were lion memory references; thus approxii.e., Figures 6, 9–33) were run for one mil-All of the multiprogrammed simulations

> The standard number of sets in the simulations was 64. The line size was generally 32 bytes for the IBM traces and 16 bytes for the PDP-11 traces.

2. ASPECTS OF CACHE DESIGN AND OPERATION

2.1 Cache Fetch Algorithm

2.1.1 Introduction

cache design is to minimize the miss ratio fetch algorithm is demand fetching, by which a line is fetched when and if it is needed. Demand fetches cannot be avoided a cache fetch algorithm that is very likely As we noted earlier, one of the two aims of sucessfully predict which lines will to fetch the right information, if possible, Part of the approach to this goal is to select needed and fetch them in advance. A cache entirely, but they can be reduced if we can before it is needed. The standard cache fetch algorithm which gets information be-

ENGE73, PERK80, and RAU76] for addision. We also refer the reader to several detail in SMIT78b. Below, we summarize tional discussions of some of these issues. other works [Aich76, those results and give one important exten-Prefetch algorithms have been studied in BENN76, Berg78

bypass occurs. This method is used in the 470V/7, 470V/8, and the IBM 3033. (A wraparound load is usually used [Kror80] in can be read into the cache, and the fetch then reinitiated (this was done in the original Amdahl 470V/6 [SMIT78b]), or, better, accessed and wraps around to the rest of taneously with the fetch bypass or after the strategy, the cache is loaded, either simulwhich the transfer begins with the bytes unit, bypassing the cache. In this latter from the main memory to the instruction the desired bytes can be passed directly rectified in two ways: either the line desired nique known as fetch bypass or load-through. When a miss occurs, it can be We mention the importance of a tech-

2.1.2 Prefetching

of actual references is called the access nels. A prefetch lookup occurs when the cache interrogates itself to see if a given line is resident or if it must be prefetched. (actual plus prefetch lookup) to the number rest of the CPU (I-unit, E-unit) or the chansource external to the cache, such as the tual references are those generated by a The ratio of the total accesses to the cache the cache: actual and prefetch lookup. Acratios. There are two types of references to ratio be the sum of the prefetch and miss gram memory references. And let transfer to prefetches to the total number of proour terms. Let the presetch ratio be the show this more clearly, we must first define signed if the machine performance is to be ratio of the number of lines transferred due improved rather than degraded. In order to A prefetch algorithm must be carefully de-

in terms of lost machine cycles per memory the above ratios. We can define these costs There are costs associated with each of

> fere with the executing program's use of the cache. A prefetch algorithm is effective only cache prefetch lookup accesses which intercess cost, A, is the penalty due to additional while main memory modules are busy doing a pre-etch move-in and move-out. The acrepla ed by a prefetch, and spent in delays from wise unavailable) to bring in a prefetched com from reference. Let D be the penalty for a detarge is needed immediately) which arises sed to move out (if necessary) a line he cache cycles used (and thus otheretes. The prefetch cost, P, results ollowing equation holds: machine idle time while the fetch miss (a miss that occurs because the

) * miss ratio (demand) > [D • miss ratio (prefetch) +A * (access ratio - 1)]+ P * prefetch ratio Ξ

of which may still be in use. equally large amount of information, some which may not be needed, and removes an great deal of information, much or all of that a prefetch to a large line brings in a caches generally resulted in useful pretor in fetching ineffective. The reason for this is fewer tytes (such as are commonly used in useful found ber of at ana ysis in SMIT78c; in SMIT78b a numcussed extensively and with some attempt The p oblem here is cache memory polluwhen using prefetching may not be lower than the miss ratio for demand fetching. fetching; by excelling other lines which are more tion; prefetched lines may pollute memory We should note also that the miss ratio earlier [SM1T78b] that the major facexperimental results are shown. We was the line size. Lines of 256 letermining whether prefetching is o be referenced. This issue is dislarger lines (or pages) made pre-Ş

this type of prefetching is also known as one block lookahead (OBL). That is, if line fetch i the immediately sequential one because of the need for fast hardware implemen ation, the only possible line to prereplacement status to give the prefetched block. We believe that in cache memories, (2) which line(s) to prefetch, and (3) what concerns: (1) when to initiate a prefetch A prefetch algorithm has three major

> i is referenced, only line i+1 is considered for prefetching. Other possibilities, which sometimes may result in a lower miss ratio, we consider only OBL tion in a cache at cache speeds. Therefore, are not feasible for hardware implementa-

cause they were prefetched, then the two fetch lookup may or may not alter the with respect to replacement. Further, a pretypes of lines may be treated differently referenced and others are resident only bethe LRU stack for its set if it is referenced a line. That is, a line is moved to the top of fetch lookup on the replacement status of between the effect of a reference or a prethis paper we have made no distinction replacement status of the line examined. In and in that paper it was found that such these three cases was varied in SMIT78c. prefetch experiments in this paper. (See lookup; LRU is used for replacement for all prefetched, or is the target of a prefetch distinctions in replacement status had little Section 2.2.2) The replacement status of effect on the miss ratio. If some lines in the cache have been

worthwhile, although further study is called

There are several possibilities for when to initiate a prefetch. For example, a prefetch can occur on instruction fetches, data curs, always, when the last nth of a line is when the line is needed. In SMIT78b we timing: the prefetch will not be complete used is likely to be ineffective for reasons of segment $(n = \frac{1}{2}, \frac{1}{4}, \text{ etc.})$ of a line has been has already been observed, and so on. Prereads and/or data writes, when a miss ocaccesses eligible to start prefetches. showed that limiting prefetches only to inhas been observed or when the last nth fetching when a sequential access pattern accessed, when a sequential access pattern also BENN82. is less effective than making all memory struction accesses or only to data accesses See

could be invented to initiate prefetches. No ory. For example, a special instruction mation not available within the cache memrithms or mechanisms which employ informachine, to our knowledge, has such an instruction, nor have any evaluations been to doubt its utility in most cases. A prefetch performed of this idea, and we are inclined instruction that specified the transfer It is possible to create prefetch algo-

substantial risk of polluting the cache with large amounts of information would run the this idea might work. One such would be to might well exceed the value of the savings prefetched, the overhead of the prefetch If only a small amount of information were for some time, or would not be used at all information that either would not be used stopped, and after the process had been make a record of the contents of the cache However, some sophisticated versions of restarted, to restore the cache, or better, only its most recently used half. This idea whenever the execution of a process was menting it for cache makes it unlikely to be main memories. The complexity of implehas been studied to some extent for paged is known as working set restoration and

easy, but architectural and software address to be prefetched [Pome80b, Hoev81a, Hoev81b]. Implementing this is ess and then to cause some number of lines when a base register is loaded by the procfor. a decreased miss ratio appears likely to base registers are known or recognized, and changes are required to ensure that the (one, two, or three) following the loaded ware is justified result from its implementation. The effect No evaluation of this idea is available, but modifications to them initiate prefetches. modification of current software or hardbe evaluated experimentally before any could be very minor, though, and needs to Another possibility would be to recognize

on misses, and (3) tagged prefetch. Always this paper: (1) always prefetch, (2) prefetch complicated, and was first proposed by GIND 77. We associate with each line a sinmiss ratio. Tagged prefetch is a little more was a miss. Here, the access ratio is 1 + a block i causes a prefetch to block i+1 if fetch on misses implies that a reference to prefetch access for line i + 1. Thus the erence, access to line i (for all i) implies a prefetch means that on every memory ref-It is initially zero and is reset to zero when gle bit called the tag, which is set to one and only if the reference to block i itself access ratio in this case is always 2.0. Prewhenever the line is accessed by a program. We consider three types of prefetching in




Figure 6. Comparison of miss ratios for two prefetch strategies and no prefetch

only, except that a miss which did not occur idea is very similar to prefetching on misses initiated for the next sequential line. ing or is demand-fetched), a prefetch referenced for the first time after prefetchchanges from 0 to 1 (i.e., when the line the line is removed from the cache. Any line brought to the cache by a prefetch prefetch. operation retains its tag of zero. When a tag been a miss to this line) also initiates a here not been a prefetch, there would have ecause the line was prefetched (i.e., had

memory sizes, while increasing the transfer ratio by 20 to 80 percent. Prefetching only much as 75 to 80 percent for large cache in miss ratio produced by always prefetch. duced only one half, or less, of the decrease on misses was much less effective; fetch on misses. It was found that always prefetching reduced the miss ratio by as tested in SMIT78b: always prefetch and pre-Two of these prefetch algorithms were The transfer ratio, of course, also init pro

Computing Surveys, Vol. 14, No. 3, September 1982

creased by a much smaller amount, typically 10 to 20 percent.

traces used. seed to be consistent across all five sets of reducing the miss ratio. These results are always prefetching or tagged prefetch in only on misses was less than half as good as WB. for most cache sizes and tagged prefetch Figure 6. (In this figure, 32-byte lines are experiments; the results are presented in the (demand) miss ratio by 50 to 90 percent Q = 10K, and there are 64 sets in all cases.) It can be seen that always prefetching cut rithm. To remedy this, we ran additional thorough, used only one set of traces and also did not test the tagged prefetch algo-The experiments in SMIT78b, while very PDP-11 traces, the task switch interval almost equally effective. Prefetching in all cases except for 16-byte lines for

three prefetch algorithms considered, res its in Table 1. There we have tabulated the miss, transfer, and access ratios for the These experiments are confirmed by the

			Tabl			Three Prefetch	fetch on mis	ses	Tag	ged prefet	ch
		_	Alw	ays prefet	Transfer		Access	Transfer		Access ratio	Transfer ratio
	Memory	Demand miss ratio	Miss ratio	Access ratio	ratio	Miss ratio	ratio	ratio	Miss ratio	1.0233	0.01491
Program traces WFV, APL WTX, FFT1 ROFFAS, EDC TRACE	16K 32K 2K 4K 6K 8K	0.02162 0.00910 0.0155 0.00845 0.00470 0.00255	0.00883 0.00407 0.00867 0.00356 0.00232 0.00123	2.0 2.0 2.0 2.0 2.0 2.0	0.0297 0.0152 0.0263 0.0126 0.0085 0.0047	0.00656 	1.00656 1.0059 1.00184 1.0197	0.01178 	0.00922 0.00405 0.00873 0.00404 0.00268 0.00127 0.00893	1.0107 1.0176 1.0098 1.0059 1.0030 1.0331	0.01275 0.02245 0.01223 0.00722 0.00365 0.03893
CGO1, CGO2 CGO3, PGO2 FGO1, FGO2 FGO3, FGO4 PGO1, CCOMP FCOMP, TEBDO	16K 32K 16K 32K 16K	0.0341 0.0236 0.01702 0.00628 0.0343 0.0236	0.00851 0.00670 0.00736 0.00314 0.0112 0.00960	2.0 2.0 2.0 2.0 2.0 2.0	0.0391 0.0331 0.0234 0.0108 0.0413 0.0365	0.0153 0.01234 0.00489 0.02087 0.0163	1.0153 1.01234 1.00489 1.02087 1.0163	0.0288 0.02239 0.00868 0.03928 0.03010	0.00780 0.00785 0.00320 0.01136 0.0095	1.0274 1.0194 1.0077 1.0333 1.0286	0.0316 0.0240 0.0094 0.0400 0.0340

^o Line size: 32 bytes for IBM 370 Traces, 16 byte lines for PDP-11 traces. Multiprogramming interval Q: 10K. Number

487

are both very successful in reducing the parable for tagged prefetch and always premand fetching. The transfer ratio is comcant additional benefit of requiring only a miss ratio. Tagged prefetch has the signifithat always prefetch and tagged prefetch memory sizes. We observe from this table well as the demand miss ratio for each of the sets of traces used and for a variety of increase in the access ratio over de-

tage of the decrease in miss ratio obtained by these prefetch algorithms depends not available to customers. The more recent 470V/8, though, does contain a precache prefetch algorithm prefetches (only) proves machine performance. and interferes with normal program acchitecture, prefetch cannot be realized. Although the architecture of the machine, the benefit of implementation. For example, the Amdahl very strongly on the effectiveness of the success is not described.) plemented in the Dorado [CLAR81], but its that it causes very little interference with on misses, and was selected on the basis fetch algorithm which is useful and imfetching is not used in the 470V/6-1 and is cesses to the cache. For that reason, preprefetching cuts the miss ratio in this ar-170V/6-1 has a fairly sophisticated prefetch normal machine operation. (Prefetch is imlgorithm built in, but because of the design It is important to note that taking advanit uses too many cache cycles The V/8

prefetch lookups by 80 to 90 percent for be tested against this buffer and not issued dresses of the last n prefetches in a small be eliminated by remembering the adrecent prefetches. (Repeat prefetches can cles are available, or (3) by not repeating deferring prefetches until spare cache cyplished in three ways: (1) by instituting a memory accesses. This can be accomlookups should not block normal program times minimize its interference with regular auxiliary cache. A potential prefetch could second, parallel port to the cache, (2) by machine functioning. For example, prefetch The prefetch implementation must at all This should cut the number of

to cache memory) and move-out (transfer from cache to main memory) required by a The move-in (transfer of a line from main

Computing Surveys, Vol. 14, No. 3, September 1982

der d by a prefetch transfer seems unavoidable, but is not a serious problem. Also cles tation are found in SMIT78b. mir or although noticeable. Further comam ned in SMIT78b and was found to be not be complete by the time the prefetched uns voidable is the fact that a prefetch may presetch transfer can be buffered for per-formance during otherwise idle cache cyments and details of a suggested implemenline is actually needed. This effect was ex-The main memory busy time engen-

as an indication that the line size is too smell; prefetch functions much as a larger consider the successful use of prefetching Size then doubling the line size to 64 bytes. Always prefetching and tagged prefetch are in bigure 6 and Table I with those in Figsin ulating a larger line size. 5 would appear that prefetching has benefits both significantly better than the larger line for 32-byte lines gives slightly better results ures 15–21 shows that prefetching on misses line size would. A comparison of the results We note briefly that it is possible to addition to those that it provides without prefetching. Therefore,

2.2 Placement Algorithm

form some combination of these two. The search the cache associatively, or to peror address into a cache location, or to some function which maps the main memmein memory. Thus in order to locate an ele nent in the cache, it is necessary to have me nory, but serves only as a buffer for The cache itself is not a user-addressable placement algorithm determines the mapto cache location. ping function from main memory address

very expensive. (Our comments here apply a ully associative memory both slow and large number of lines in a cache would make one, then the cache becomes a fully assoeit ier S or E become one. If S becomes or anization may be oberved by letting f(-i) = s(i). The reason for this type of mapping. It involves organizing the cache ment algorithm is called set-associative ciesive memory. The problem is that the into S sets of E elements per set (see Figure 7). Given a memory address r(i), a function The most commonly used form of placeill man r(i) into a set s(i), so that

versely, if E becomes one, in an organiza-HARD 75.) Since the mapping function f is many to one, the potential for conflict in general classification has been proposed by there is only one element per set. (A more tion known as direct mapping [ConT69], to non-VLSI implementations. VLSI MOS facilitates broad associative searches.) Coneffective compromise is to select E in the increasing E, (as S * E remains constant) currently active lines may map into the this latter case is quite high: two or more pending on certain cost and performance tradeoffs, are: 2 (Amdahl 470V/6-1, VAX while the cost and access time increase. An the conflict and miss ratio decline with same set. It is clear that, on the average, 370/158-3), 8 (IBM 3', 470V/7), 16 (IBM 3033). 11/780, IBM 370/158-1), 4 (IBM 370/168-1 Amdahl 470V/8, Honeywell 66/80, IBM range of 2 to 16. Some typical values de-8 (IBM 370/168-3, Amdahl

erenced whose sector is in the cache but byte block containing the information referenced is transferred. When a word is refing sector has not been allocated a place in word is accessed for which the correspond-85. In this machine, the cache is divided sector buffer [Cont68], as in the IBM 360/ now generally known to be lower than that associative), a sector is made available (the the cache (the sector search being fully into 16 sectors of 1024 bytes each. When a of the set-associative organization (Private whose block is not, the block is simply design may prove appropriate for on-chip do not consider it further. (This type of fetched. The hit ratio for this algorithm is LRU sector—see Section 2.4), and a 64factor in many microprocessor systems microprocessor caches, since the limiting Communication: F. Bookett) and hence we Another placement algorithm utilizes a




Figure 7. The cache is organized as S sets of E elements

Memory Address

::

:

Figure 8. The set is selected by the low-order bits of the line number.

Set number Byte within line

der study.) bus bandwidth. That topic is currently un-

most fully explored by SMIT78a; we summust be specified. The second question is $S \cdot E = M$ remains constant, where M is placement algorithm for the cache. First, to reader to those marize those results and present some new main memory address into a cache set the mapping function f, which translates a the number of lines in the cache. Second, CONT69, FUKU77, KAPL'3, LIF100, MATT71, STRE76, THAK78] for additional ber of other papers consider one or both of experimental measurements below. A numthe number of sets S must be chosen while information. these questions to some extent, and we refer There are two aspects to selecting a Fuku77, KAPL73, CAMP76, CONT68 Lipi68

2.2.1 Set Selection Algorithm

quantity. Bit-selection is used in all comthat is required is the decoding of a binary the mapping is thus very simple, since all bits $j+1\cdots j+k$ select the set. Performing chosen to be a power of 2 (e.g., $S = 2^k$). If there are 2' bytes per line, the j bits shown in Figure 8. The number of sets Shave been proposed for mapping an address into a set number. The simplest and most Several possible algorithms are used or $1 \cdots j$ select the byte within the line, and popular is known as bit selection, and 18




Figure 9. Comparison of miss ratios when using random or bit-selection set-associative mapping

ularly all Amdahl and IBM computers. puters to our knowledge, including partic-

of the form $s(i) = a \cdot r(i) \mod 2^k$ address followed by exclusive oring of the bits. That is, if bits $j + 1 \cdots b$ are available numbers quickly in hardware, and the usual suggestion is some sort of folding of the a set. It is difficult to generate random Section 2.16.) In our simulations discussed a set. (This algorithm is used in TLBs—see b-j bits are grouped into k groups, and calculation (hashing) to map the line into gorithm, which employs a pseudorandom result in more conflict than a random alcause bit selection is not random, it might later, we have used a randomizing function formed. The resulting $oldsymbol{k}$ bits then designate within each group an Exclusive Or is peror determining the line location, then these Some people have suggested that be-

results are shown in Figure 9. (32 bytes is the line size used in all cases except the random and set-associative mapping. Simulations were performed to compare

Computing Surveys, Vol. 14, No. 3, September 1982

rithm. pear to be necessary. Therefore, bit selecsively, but several extra levels of logic apcould be done equally quickly and inexpenpreferable to bit-selection mapping if it cant. Random mapping would probably be cases, but that the advantage is not signifiseems to have a small advantage in most PDP-11 traces, for which 16 bytes are used.) tion seems to be the most desirable algo-It can be observed that random mapping

2.2.2 Get Size art. "he Number of Sets

select ng values for the number of sets (S) and tle set size (E). (We note that S and E are ir rersely related in the equation S * E = M, where M is the second and a dressing. We discuss each below. to do with lookup time, expense, miss ratio, cache $(M = 2^{m})$.) These considerations have where M is the number of lines in the

dressed using the real address of the data memories (e.g., Amdahl, IBM) are ad-The first consideration is that most cache

> ures 1 and 2). We observe the following: the avoiding the time to translate the virtual although the CPU produces a virtual adlookup and the translation operation (Figaddress to a real one is to overlap the cache specify the page address; the bits that specvirtual memory system are the ones that only address bits that get translated available to choose the set. If (p tion mapping), p-j bits are immediately bytes per page. Then (assuming bit-selecthe cache, as before. Also, let there be 2^{ρ} with respect to virtual memory translation. ify the byte within the page are invariant search for the cache line can only be narrowed down to a small number $2^{(k-p+j)}$ of before translation; if (p-j) < k, then the Let there be 2^{j} bytes per line and 2^{k} sets in sets. It is quite advantageous if the set can then the set can be selected immediately 2^(p-j) (We note, though, that there is an alternative. The Amdahl 470V/6 has 256 there is a good reason to attempt to keep ately upon completion of translation); thus associative search can be started immedibe selected before translation (since the sets, but only 6 bits immediately available the number of sets less than or equal to translation is complete, selects one of those sets before making the associative search. could possibly be selected, then after the both elements of each of the four sets which for set selection. The machine reads out See also LEE80.) The most common mechanism for <u>)</u> ,× ,× ın a new experimental results.

cause there are fewer comparators and signoted above, for MOS VLSI). This is beand less expensive the search (except, as the degree of associative search, the faster scope of the associative search. The smaller is greater than or equal to $2^{(m-p+j)}$ lines. expense, suggests that therefore the smaller ment algorithm can be simpler and faster nal lines required and because the replaceinversely related. If the number of sets is that the set size and number of sets are the set size, the better. We repeat, though (see Section 2.4). Our second consideration, less than or equal to $2^{(p-j)}$, then the set size Set size is just a different term for the

size is the effect of the set size on the miss for this effect. We summarize the results of ratio. In [SMIT78a] we developed a model The third consideration in selecting set

that model here, and then we present some

ough explanation and some basic results. Stack Model. (See Corr73 for a more thorarranged in decreasing recency of reference from top to bottom. Thus, referencing a at the top of the list, and with the lines program's address space are arranged In this model, the pages or lines of the moves all of the lines between the one line moves it to the top of the list, with the most recently referenced line behavior is what is known as the stack distance of i. This model assumes referenced and the top line down one posiand others have used this modekwith good sense [LEWI71, LEWI73], but the author shown not to hold in a formal statistical and identically drawn from a distribution that the stack distances are independently line in the list (stack) is referred to tion. A reference to a line which is the ith success in many modeling efforts. $\{q(j)\}, j = 1, \dots, n$. This model has been A commonly used model for program list and as a ın a

set as a function of the overall LRU stack the kth most recently used item in a given to determine the probability of referencing rate associative memory. If each set is mandistance probability distribution aged with LRU replacement, it is possible may be calculated from the $\{q(i)\}$ with the set, given S sets. Then, we show that p(i, S)the ith most recently referenced line in following formula: Let p(i, S) be the probability of referencing Each set in the cache constitutes a sepa-

$$p(i, S) = \sum_{j=i}^{\infty} q_{j} (1/S)^{i-1} (S - 1/S)^{j-i} (j-1)$$

model was shown to give accurate predic-Note that p(i, 1) = q(i). In SMIT78a this tions of the effect of set size.

pending on the memory capacity, find any of its working set still in the cache. curious shape of the curves (and the simiures 10-14. In each of these cases, the numwith the task-switch interval and the fact larities between different plots) has to do ber of sets has been varied. The rather the processor, it might or might not, de-Thus, when a program regained control of that round-robin scheduling was used Experimental results are provided in Fig-








Figure 10. Miss ratios as a function of the member of sets and memory capacity.





VARY NUMBER ØF

SETS

MEMØRY CAPACITY

40000








Figure 12. Miss ratios as a function of the number of sets and memory capacity. 0.03 0.02





MISS RATIØ

MISS RATIØ

0.050

0.10

PGB-CCBMP-FCBMP-IEBDG Q-10000, 32 BYTE LINES ----- 16 SETS ----- 64 SETS

28 SETS

0.100

0.010

258 SETS

512 SETS

0.005




Figure 13. Miss ratios as a function of the number of sets and memory capacity

Cache Memories


Computing Surveys, Vol. 14, No. 3, September 1982

Miss ratios as a function of the number of sets and memory capacity.

MEMØRY CAPACITY

60000

VARY LINE SIZE






Figure 14. Miss ratios as a function of the number of sets and memory capacity.

ented machine, and the extra expense is apparently not a factor. searched, which is quite a large number. and 64-byte lines. The page size is 4096 size is that the 3033 has a 64-kbyte cache processor. The reason for such a large set with a set size larger than 8 is the IBM 3033 sive. The only machine known to the author ratio is 4 to 8. Beyond 8, the miss ratio is likely to decrease very little if at all. This has also been noted for TLB designs The 3033 is also a very performance-oriapped. This implies that 16 lines are the set, if the translation is to be overbytes, which leaves only 6 bits for selecting set size also suggests that a set size of more than 4 or 8 will be inconvenient and expenper set in order to get an acceptable miss lieve that the minimum number of elements the information given by SMIT78a, we be-SATY81]. The issue of maximum feasible Based on Figures 10-14, Figure 33, and

Values for the set size (number of elements per set) and number of sets for a number of machines are as follows: Amdahl 470V/6 (2, 256), Amdahl 470V/7 (8, 128), Amdahl 470V/8 (4, 512), IBM 370/168-3 (8,

1:8), IBM 3033 (16, 64), DEC PDP-11/70 (2. 256), DEC VAX 11/780 (2, 512), Itel A3/6 (4, 128) [Ross78], Honeywell 66/60 a: d 66/80 (4, 128) [Dig774].

2 3 Line Size

One of the most visible parameters to be chosen for a cache memory is the line size. Just as with paged main memory, there are a number of trade-offs and no single criterion dominates. Below we discuss the advantages of both small and large line sizes. Additional information relating to this problem may be found in other papers [ALSA78, ANAC67, GIBS67, KAPL73, NaT71, ML...70, and STRE76].

small line sizes have a number of advantages. The transmission time for moving a sr all line from main memory to cache is obviously shorter than that for a long line, and if the machine has to wait for the full transmission time, short lines are better. (A high-performance machine will use fetch by bass; see Section 2.1.1.) The small line is lets likely to contain unneeded information; on y a few extra bytes are brought in along

0.010 0.050 0.100 0.005 64 BYTES 128 BYTES MEMORY CAPACITY 20000 CGØ1...3, PGØ2 Q-10000, 64 SETS 256 BYTES 40000 8 BYTES 32 BYTES 60000

MISS RATIØ

Figure 15. Miss ratios as a function of the line size and memory capacity

with the actually requested information. The data width of main memory should usually be at least as wide as the line size, since it is desirable to transmit an entire line in one main memory cycle time. Main memory width can be expensive, and short lines minimize this problem.

actually being used, fetching it all at one advantages. If more information in a line is elements/set in the cache (see Section 2.2) quency of "line crossers," which are relogic. Long lines also minimize the frewhich minimizes the associative search ment status. A larger line size permits fewer keep and manage address tags and replacestorage bits (e.g., LRU bits) required to so there are fewer logic gates and time (as with a long line) is more efficient. The number of lines in the cache is smaller, the cache (this is invisible to the rest of the two separate fetches are required within quests that span the contents of two lines Thus in most machines, this means that Large line sizes, too, have a number of fewer

Note that the advantages cited above for

both long and short lines become disadvantages for the other.

Another important criterion for selecting a line size is the effect of the line size on the miss ratio. The miss ratio, however, only tells part of the story. It is inevitable that longer lines make processing a miss somewhat slower (no matter how efficient the overlapping and buffering), so that translating a miss ratio into a measure of machine speed is tricky and depends on the details of the implementation. The reader should bear this in mind when examining our experimental results.


Figures 15-21 show the miss ratio as a function of line size and cache size for five different sets of traces. Observe that we have also varied the multiprogramming quantum time Q. We do so because the miss ratio is affected by the task-switch interval nonuniformly with line size. This nonuniformity occurs because long line sizes load up the cache more quickly. Consider two cases. First, assume that most cache misses result from task switching. In this case, long lines load up the cache more


















0.100



0.010

Figure 16. Miss ratios as a function of the one size and memory capacity.

VARY LINE SIZE

128 BYTES

20000 40000 MEMØRY CAPACITY




0.001


128 BYTES


64 BYTES

32 BYTES

0.005










MISS RATIØ

SETYB 8-

64 BYTES

0.050




EBYTES

16 BYTES










20000 40000 MEMØRY CAPACITY

60000

256 BYTES








0.100

0.050



MISS RATIØ

Salva 8'

MISS RATIØ


0.050

0.100

F3Ø1...4 C-10000, 64 SETS

0.010

0.005



0.005

0.010

Figure 19. Miss ratios as a function of the line size and memory capacity.

60000

Cache Memories

VARY LINE SIZE

WFV-APL-WTX-FFT Q-250K, 64 SETS

495

Computing Surveys, Vol. 14, No. 3, September 1982

Computing Surveys, Vol. 14, No. 3, September 1982

Figure 17. Miss ratios as a function of the line size and memory capacity.

MEMORY CAPACITY

256 BYTES

28 BYTES

60000

0.001

Cache Memories





Figure 20. Miss ratios as a function of the line size and memory capacity



Q-10000, 64 SETS - 16 BYTES 78 BY: E3 All Property of the Control of the C -128 BYTES

MISS RATIØ

10-2

10-3

32 BYTES

64 BYTES

to be in the range of 0.45 to 0.85 over the a are constants. By making some conven- $= c/k^n$, where k is the block size, and c and ing set size w of a program, of the form w(k)sizes in the IBM 3033 and Amdahl 470 are verified for three traces, and a is measured tion of the block size. Both expressions are an expression for the miss ratio as a funcient assumptions, Kumar derives from this too small. He creates a model for the work-

state; that is, that the cache is entirely full quickly than small ones. Conversely, assume that most misses occur in the steady comparing Figures 18 and 19 with Figures memory pollution and possibly a lower miss and most of the misses occur in this state most of the time with the current process is only 3 or 4); thus small lines are relatively some residue of its previous period of activquantum of 10,000 results not in a program finding an empty cache, but in it finding 20 and 21, but explanation is required. A ratio. Some such effect is evident when In this latter case, small lines cause less would expect. more advantageous in this case than one ty (since the degree of multiprogramming

each memory size. This information has written to run in a small (64K) addres been collected in Table 2. The consistency gleaned from Figures 15–21 is the line size ferent instruction set, but they have been written for the PDP-11 not only use a dif not apply to the PDP-11 traces. Programs minimum miss ratio line size. This rule does the cache size by 128 or 256 to get surprising; we observe that one can divide displayed there for the 360/370 traces which causes the minimum miss ratio for space. Without more data, generalization from Figures 20 and 21 cannot be made. The most interesting number to

surprisingly small line sizes. The reason for offerings of the various manufacturers, one notes a discrepancy. For example, the IBM 168-1 (32-byte line, 16K buffer) and the 3033 (64-byte line, 64K buffer) both have large and therefore too expensive. ory data path width required would be too sion time for longer lines would induce a this is almost certainly that the transmisline sizes suggested by Table 2 and the performance penalty, and the main mem-In comparing the minimum miss ratio

Kumar [Кима79] also finds that the line

Table 2. Line Size (in bytes) Giving Minimum Miss Ratio, for Given Memory Capacity and Traces

	ò	ć	=	•	,,,	œ	S	a	•	TD.	ω	~	Œ	•	•	D	(D		16	, ,	•	~	٠	•	_	•		٠.	-	-	•		•	_	
					TRACE	EDC	ROFFAS							FFT.	WTX	APL	٧Ŧ٧		FGO4	FGO3	FGO2	FGO1		IEBDG	FCOMP	CCOMP	PGO		PG02	CGO3	CGO2	CGO1	Traces		
		1	333.333				10,000					250,000					10,000					10,000				•	10,000					10,000	Quantum		
16	o o .	4	2	16	8	4	2	2	32	16	œ	4	2	32	16	œ	4	2	32	16	8	4	64	32 22	16	œ		2	32	16	œ	4	(kbytes)	Memory size	
Ľ	32	16	80	32	16	32	16	256	128	2	62	32	128	256	128	2	32	128	256	128	64	32	256	256	128	T	32	256	256	128	64	32	(bytes)	rat	

the range 64 to 256 bytes. machines, the optimum block size lies in dow sizes. He then found that for those three traces and various working set win-

of a line that is not being used cannot be removed independently. Comparisons besection show that the performance is not being used can be swapped out, a half would. In terms of miss ratio, it is usually ing can function much as a larger line size between prefetching and line size. Prefetchprovement from prefetching is significantly tween the results in Section 2.1 and this even better; although a prefetched line that larger than that obtained by doubling the It is worth considering the relationship

bytes (Amdahl 470s, Itel AS/6, IBM 370/ 3081 [IBM82]), 64 bytes (IBM Line sizes in use include: 128 bytes (IBM

Figure 21. Miss ratios as a function of the line size and memory capacity.

MEMORY SAPACITY

20000

30000

Computing Surveys, Vol. 14, No. 3, September 1982

Ratio FIFO

Traces

Table 3. Miss Ratio Comparison for FIFO and LRU (within set) Replacement

Quantum

Number of

66/80), 8 bytes (DEC VAX 11/780), 4 bytes 168), 16 bytes (Honeywell 66/60 and

2.4 Replacement Algorithm

2.4.1 Classification

rejected on inspection. memory. Principally, the cache replacerithm are much more stringent for a cache but the constraints on a replacement algomemories (see SM1T78d for a bibliography), the cache. The problem of replacement has a replacement; a line must be removed from cache miss implies not only a fetch but also tions is still large, but many of them can be processor speed. The set of feasible soluquickly, so as to have no negative effect on tirely in hardware and must execute very ment algorithm must be implemented enbeen studied extensively for paged main In the steady state, the cache is full, and a

which case, a fetch does not imply a rewe do not consider it as being such.) Fixedalgorithms groups them into usage-based versus non-usage-based, and fixed-space variable-space algorithms. and Page Fault Frequency [CHU76] are without a corresponding fetch. Working Set placement, and a swap-out can take place known as a variable-space algorithm, in space allocated to a specific process, it is line. If the algorithm varies the amount of ment simply consists of selecting a specific of memory to be allocated is fixed; replacespace algorithms assume that the amount improve the replacement status of that line, based, but since reuse of a line does not (FIFO could arguably be considered usagedom or pseudorandom) are in this class. not related to usage; FIFO and Rand (ranment decision on some basis other than and usage-based algorithms make the replace-Working Set [DENN68]. Conversely, nonare LRU (least recently used) [Corr73] and ment; examples of this type of algorithm page) into account when doing replacerithms take the record of use of the line (or versus variable-space. Usage-based algo-The usual classification of replacement

of more than one process (although the 470V/8 and 3033 may be exceptions). is usually too small to hold the working set The cache memory is fixed in size, and it

> algo thms are not suitable for a cache cacle memory. space algorithm has ever been used in a mer ory. To our knowledge, no variable-

rem ved from the cache. Since a line maps uniquely into a set, the ciateze memory, replacement must take replaced line in that set must be entirely fetcl, and thus a line must be removed being added to a given set because of the plac in the same set as the fetch. A line is It should also be clear that in a set-asso-

cancidates are LRU, FIFO, and Rand. It is rithms is thus limited to fixed-space algoble performance. We have chosen FIFO and on material in the literature) that nonour xperience (based on prior experiments rith ்ப executed within each set. The basic with n set as our example of a non-usage usag :-based algorithms all yield compara The set of acceptable replacement algo-

0.00477 0.0218

0.00514 0.01624 0.00159 0.00120 0.02175

1.08 1.00 1.03 1.38 0.96

0.00120

0.01335 0.01624

0.01839 0.01103 0.01894

0.0146

0.01088

0.01171

PGO2 FGO2 FGO3 FGO4 FGO4

0.00628

0.0085

0.00867 0.01934 0.00946 0.03496 0.02543 0.03644

PGO1 CCOMP

0.00523 0.02171 0.01057 0.00845 0.00255 0.00173

0.00947

1.03 1.12 1.12 1.35 1.24 1.00

TRACE ROFFAS

0.00214

0.00548 0.022350.02254 0.01143 0.01036

0.01186

0.02162 0.00910 0.00868

1.04 1.26 1.19 1.05

APL WTX FFT

2.4. Comparisons

find additional performance data and discussion in other papers [CHIA75, FURN78, GIBS67, LEE69, and STRE76]. computers (e.g., PDP-11) cost is by far the percant difference is significant in terms of performance, and LRU is clearly a better choice if the cost of implementing LRU is LR ratio ber. We found (averaging over all of the numbers there) that FIFO yields a miss pear down the machine. We note that in minismall and the implementation does not slow mis ratio range from 0.96 to 1.38. This 12 mer based on each set of traces for varying Comparisons between FIFO and LRU apbe worthwhile. The interested reader will major criterion; consequently, in such system, this performance difference may not ory sizes, quantum sizes, and set numapproximately 12 percent higher than in Table 3, where we show results We found although the ratios of FIFO to LRU

2.4.3 Implementation

quickly; the standard implementation software using linked lists is unlikely to be LRU cheaply, and so that it executes either cheap or fast. For a set size of two. It is important to be able to implement

Memory size (kbytes)

based algorithm.

elements can be effectively implemented More generally, replacement in a set of E that $\lceil \log 2E \rceil \rceil$ bits of status are the theoonly a hot/cold (toggle) bit is required empty) and for which the column is entirely row i of R(i, j) is set to 1, and column i of R(j, i) is set to 0. The LRU line is the one refer to as R(i, j). When line i is referenced that is, i + j < E) which we will call R and retical minimum.) One creates an uppermay be empty). This algorithm can be eas-1 (for all the bits in the column; the column those bits in the row; the row may be for which the row is entirely equal to 0 (for left triangular matrix (without the diagonal Maru76 for an alternative. rapidly. See Maru75 for an extension and ily implemented in hardware, and executes E(E-1)/2 bits of status. (We note

square of the set size. This number is acceptable for a set size of 4 (470V/8, Itel AS/ of LRU status bits that increases with the and unacceptable for a set size of 16. For 6), marginal for a set size of eight (470V/7), that reason, IBM has chosen to implement The above algorithm requires a number

approximations to LRU in the 370/168 and the 3033. In the 370/168-3 [IBM75], the set size is 8, with the 8 lines grouped in 4 pairs. The LRU pair of lines is selected, and then only 10 bits, rather than the 28 needed by the full LRU. A set size of 16 is found in for replacement. This algorithm requires the LRU block of the pair is the one used per group, thus 4 more bits), and (3) find the LRU line of that pair (1 bit per pair, thus 8 more bits). In all, 18 bits are used for this modified LRU algorithm, as opposed or rour rines (requiring 6 bits of status), (2) find the LRU pair of the two pairs (1 bit selected as follows: (1) find the LRU group pairs of two lines. The line to be replaced is up a set are grouped into four groups of two the 3033 [IBM78]. The 16 lines that make experiments have been published comparto the 120 bits required for a full LRU. No ing these modified LRU algorithms with no measurable difference. genuine LRU, but we would expect to find

FIFO is implemented by keeping a modulo Implementing either FIFO or Rand easier than implementing LRU.

1	1																						
 Partial trace 	Stand. Dev.	Average	IEBDG	FCOMP1	CCOMP1	PG01	FGO4	FG03	FGO2	FG01	PGO2	CGO3	CGO2	CGOI	TRACE	EDC	ROFFAS	FFT1	WATEX	APL	WATFIV	Trace	
results are	7.1	32.0	39.3	29.5	30.8	29.7	28.5	30.0	30.6	29.9	31.6	37.7	41.1	41.5	47.9	30.4	37.5	23.4	24.5	21.5	23.3	Data read	
trace results are for first 250,000	8.7	15.96	28.1	20.7	9.91	19.8	17.2	12.8	5.72	17.6	15.4	22.5	32.4	34.2	10.2	10.3	4 .96	7.7	9.07	8.2	16.54	Data write	Partial trace
memory refer	13.4	52.02	32.7	50.0	59.3	50.5	54.3	57.2	63.7	52.6	53.1	39.8	26.5	24.3	41.9	59.2	57.6	68.9	66.4	70.3	60.12	IFETCH	
ices for IBM 370	5.80	34.55	39,3	30.80	33.42	28.68	28.38	30.60	32.54	30.57	30.36	37.86	36.92	42.07	48.6	29.8	38.3	1	1		1	Data read	
traces, and 333.	7.21	14.80	28.2	16.51	17.10	16.93	17.29	13.25	10.16	11.26	12.77	22.55	15.42	34.19	10.0	11.0	5.4	7.59	7.84	8.90	15.89	Data write	Full trace
333 memory	10.56	49.38	32.5	53.68	49.47	54.39	54.33	56.15	57.30	58.17	56.87	39.59	47.66	23.74	41.3	59.2	56.3	I	ı	ı	ı	IFETCH	

million memory percent references). references for PDP-11 traces. Full trace results refer to entire length of memory address trace (one to ten

ment anywhere in the cache. Whenever a each memory reference, or each replacein a variety of ways: by each clock cycle, is incremented with each replacement and line within the set. counter is used to indicate the replaceable replacement is to occur, the value of the use a single modulo $oldsymbol{E}$ counter, incremented points to the next line for replacement. E (E elements/set) counter for each set; it Rand is simpler still. One possibility is to

2.5 Write-Through versus Copy-Back

modify the contents of the current address in main memory (copy-back). There are store-through), or stores can initially only main memory (called write-through or stores can be immediately transmitted to a temporary buffer. There are two general reflected in main memory; the cache is only space, those changes must eventually be When the CPU executes instructions that mation can be found are discussed in this section. Further inforplexity in making this choice; these issues issues of performance, reliability, and commodify the cache, and can later be reflected approaches to updating main memory: in the literature

The second secon

problem is provided in SMIT79 and YEN81. detailed analysis of some aspects of this AGRA77a, BELL74, POHM75, and RIS77]. A

on the machine architecture. In SMIT79 we wries, but the variation is wide (5 the rightmost columns. The overall average million memory references) are shown able, the results for the entire trace (1 to 10 reader to Table 4. There we show the perdiscussion in this section, cache that had to be written back to main observed that the fraction of lines from the ver dependent on the source language and per ent) and the values observed are clearly for 33,333 memory references. When availmemory references and the PDP-11 traces the ੋ70 traces ਾਾਕਾe run for the first 250,000 traces used throughout this paper; that is show the results for those portions of the this paper. The leftmost three columns tion fetches for each of the traces used in centage of memory references that resulted from 17 to 56 percent. memory (in a copy-back cache) ranged from data reads, data writes, and instruc-To provide an empirical basis for our vs 16 percent of the references were we refer the 8

tween write-through and copy-back. Several issues bear on the trade-off be-

Computing Surveys, Vol. 14, No. 3, September 1982

two words, as would occur for each write memory reference (unless "dirty bits" are associated with partial lines; a dirty bit, most always results in less main memory generally, though, results in the entire line miss occurs) has been modified. Copy-back memory if the swapped out line (when a copy-back only requires a store to main memory access on every store, whereas traffic since write-through requires a main percent of all cache lines requiring a copybytes, a 16 percent store frequency, and 30 32 bytes, a memory module width of 8 sume a miss ratio of 3 percent, a line size of ified while in the cache). For example, aswhen set, indicates the line has been modbeing written back, rather than just one or erences is 0.16 for write-through and 0.036 memory store cycles to total memory refback operation. Then the ratio of main for copy-back. 1. Main Memory Traffic. Copy-back al-

complicated directory system must be emadditional mechanisms are used. Otherand consistent storage place, provided that tem. When there are multiple processors in used, main memory always contains an upployed to maintain consistency. This subwise, either the cache must be shared or a nels), main memory can serve as a common the system (including independent chanto-date copy of all information in the systhe memory consistency problem. we note here that store-through simplifies ject is discussed further in Section 2.7, but Cache Consistency. If store-through is

complicate the cache logic. A dirty bit is made to perform the copy-back before the required to determine when to copy a line fetch (on a miss) can be completed. back. In addition, arrangements have to be 3. Complicated Logic. Copy-back may


in the cache. With copy-back, one will usuor not, if the information referenced is not the question of whether to fetch-on-write only not fetch-on-write but one could when using write-through, one could not usually not. There are additional related ally fetch-on-write, and with write-through, choose actually to purge the modified line possibilities and problems. For example, back or write-through still leaves undecided the line is found in the cache, its replacefrom the cache should it be found there. If 4. Fetch-on-write. Using either copy-

Cache Memories

ment status (e.g., LRU) may or may not be cycles to do the copy-back of "dirty" (modbe copied back can be held temporarily in both copy-back and write-through. In copyupdated. This is considered in item 6 below. back is to use spare cache/main memory One optimization worth noting for copyorder to avoid interfering with the fetch. back, a buffer is required so that the line to part (the data to be stored) and the address be completed. Each buffer consists of a data is important to buffer several stores so that ified) lines [BALZ81b]. For write-through, it This is the number used in the IBM 3033. ment possible in a write-through system. provided most of the performance improveshown that a buffer with capacity of four part (the target address). In SMIT79 it was the CPU does not have to wait for them to them against the addresses in the address buffers, but also there must be logic to test only the logic required to implement the be required if buffering is used. There is not We note that a great deal of extra logic may ory. Checks must be made to avoid possible accesses to the material contained in the part of the buffers. That is, there may be all memory access addresses and match buffers has been transferred to main memstore buffers before the data in those inconsistencies. 5. Buffering. Buffering is required for

main memory always has a valid copy of copy of a line is in the cache, an errorrestored more easily. Also, if the only valid cache), a store-through system can often be error can be corrected from main memory, correcting code is needed there. If a cache Thus, if a processor fails (along with its the total memory state at any given time. then a parity check is sufficient in the cache. 6. Reliability. If store-through is used,

Reorder means that a modified line ment status of the lines were updated and no reorder specify how the replacemuch higher miss ratio. The terms reorder clear that write-through always produces a 22; the other sets of traces yield very similar back. A typical example is shown in Figure the miss ratio for store-through and copyhave counted each write as a miss.) It results. (In the case of write-through, we Some experiments were run to look at






Figure 22. Miss ratio for copy-back and write-through. All writes counted as misses for write-through. No reorder implies replacement status on modified on write; reorder implies replacement status is updated on write.

ence in the two policies. For this reason, moved to the top of the LRU stack within when a write occurs. does not update the LRU status of lines be seen that there is no significant differmodified on write. From Figure 22, it can the replacement status of the line is not its set in the cache. No reorder implies that the IBM 3033, a write-through machine,

With respect to performance, there is no clear choice to be made between writeis small. This appears to be true in the IBM memory so that the probability of the CPU writes and sufficient interleaving of main quires, however, both sufficient buffering of good implementation of write-through redom has to wait for a write to complete. A good implementation of write-through selthrough and copy-back. This is because a buffering and other logic. For example, in 3033, but at the expense of a great deal of becoming blocked while waiting on a store the store address, and a 1-byte buffer to ble-word datum buffer, a single buffer for the 3033 each buffered store requires a dou-

probably have been implemented mc e cheaply. get ŝ parators to match each store address indicate which bytes have been modified in age nst subsequent accesses to main memthe double-word store. There are also comthe updated values. Copy-back could so that references to the modified data much

stc e-through in the 370/168 [IBM75] and the 3033 [IBM78], as does DEC in the PI P-11/70 [STRE76] and VAX 11/780 [DEC78], Honeywell in the 66/60 and 66/ back, as does the IBM 3081. IBM uses 80, and Itel in the AS/6. he Amdahl Computers all use copy-

2.6 Effect of Multiprogramming: Cold-Start and Warm-Start

87 25. S is the frequency of task switching, or inversely, the value of the mean intertask A significant factor in the cache miss ratio hanged, a new process may have to be ching is that every time the active task ch time, Q. The problem with task

Computing Surveys, Vol. 14, No. 3, September 1982

coined to refer to the miss ratio starting issue was discussed by East75, where the with a full memory and the miss ratio startloaded from scratch into the cache. This PEUT77, POHM75, SCHR71, and STRE76. Other papers which discuss the problem ing with an empty memory, respectively nclude warm-start and cold-start were EAST78, Кова80, MacD79,

guishes control of the processor to some visor. The supervisor eventually clock, etc.) of some type invokes the superriod of time before an interruption (I/O, running most recently. If it is not the same not find any lines of its address space in the user process, the new process probably does user process, perhaps the same one as was supervisor interruptions and what fraction ber of misses. If the most recently executed cache, and starts immediately with a numof the cache is purged. (One may also view length of certain IBM operating system PEUT77, some figures are given about the useful information may still remain. interruption has not been too long, some process is restarted, increasing the supervisor miss ratio.) the user as interrupting the supervisor and Typically, a program executes for a peand if the supervisor relin-

creasing cache size, even though the absodue to task switching increases with inobserve that the proportion of cache misses workload and on the cache size. We also In particular, the effect depends on the the miss ratio cannot be easily estimated small cache has a large inherent miss ratio lute miss ratio declines. This is because a ponents has been done. of any current machine for which a breakterms, by task switching. We are not aware a large cache is greatly increased, in relative Conversely, the inherent low miss ratio of augmented by task-switch-induced misses ing set) and this miss ratio is only slightly (since it does not hold the program's workdown of the miss ratio into these two com-The effect of the task-switch interval on

Some experimental results bearing on this problem appear in Figures 23 and 24. understood as follows. A very small Q (e.g., 100, 1,000) implies that the cache is shared In each, the miss ratio is shown as a funcreferences). The figures presented can be tion of the memory size and task-switch (Q is the number of memory

still in the cache. A very large Q (e.g., when a process is restarted it finds a sigbetween all of the active processes, and that that the new task runs long enough first to gram is restarted it finds an empty cache nificant fraction of its previous information the full cache. Intermediate values for fill the cache and then to take advantage of (with respect to its own working set), but 100,000, 250,000) implies that when the pro-

however, when it is restarted, none of multiprogramming degree is four). These information is still cache resident (since the for a while but does not fill the cache; Figures 23 and 24 as a function of Q and of the cache size. (In SATY81, Q is estimated to be about 25,000.) three regions of operation are evident ž 5

result in the situation where a process runs

possible to lengthen the task-switch interlutions to the problem of high cache miss ratios due to task switching. (1) It may be to give preference to a task likely to have mation in it simultaneously. (3) The schedval. (2) The cache can be made so large that several programs can maintain inforworking set of a process can be identified uling algorithm may be modified in order supervisor to use, so that, when invoked, it separate cache could be established for the tiple caches may be created; for example, a is called working set restoration. (5) Multion), it might be reloaded as a whole; this (e.g., from the previous period of execuinformation resident in the cache. (4) If the cache. This idea is considered in Section would not displace user data from the 2.10, and some of the problems of the There appear to be several possible so-

the cache entirely [Losq82] and thereby the cache for operations unlikely to result avoid displacing other data more likely to character (e.g., IBM MVCL) could bypass vector operations such as a very long move in the reuse of data. For example, long proach are indicated. be reused A related concept is the idea of bypassing

2.7 Multicache Consistency

several independent processors, consisting sometimes of several CPUs and sometimes of just a single CPU and several channels. Large modern computer systems often have




Figure 23. Miss ratio versus memory capacity or range of multiprogramming intervals Q.




Figure 24. Miss ratio versus memory capacity for variety of multiprogramming intervals Q

Computing Surveys, Vol. 14, No. 3, September 1982

eral solutions exist and/or have been prosame, unique (at a given time) value. Several caches. Unfortunately, in such a mulprocessors have access (as necessary) to the given time, and it is important that al formation may exist in several places at a tiple processor system, a given piece of in-Tang76 for additional explanation. Cens78, terested reader should refer to BEAN79 posed for this problem. In this section, we Jone77a, Maza77, McWi77, Ngai81, and liscuss many of these solutions; the in-Drim81a, **D**иво82 JONE76

and modifies it. Even if the CPUs were unless special steps were taken. There are reflected in the cache of the first CPU same main memory) also reads the item into the cache and then modifies it. A sec-CPU with a cache and with a main memory several possible special steps. formed by the second CPU would not be using store-through, the modification perond CPU (of similar design and using the behind the cache. The CPU reads an item As a basis for discussion, consider a single

where the CPU and the channels all use processors. This solution is employed sucphysically close enough to both (or all) cient to support more than one CPU, and width of a single cache usually is not suffisystem can use the same cache. In general the same cache; the 470 series does not cessfully in the Amdahl 470 computers, be incurred because the cache may not be this solution is infeasible because the band-CPUs to share one cache. however, permit tightly coupled CPUs. The because additional access time delays may UNIVAC 1100/80 [Borg79] permits 1. Shared Cache. All processors in the two

essors use invalidation. A store by a CPU to create inconsistencies, since updates can possibly "cross," such that CPU A updates performs a write to the cache, it also sends then A's. Updates also require more data transfer. The IBM 370/168 and 3033 procsimultaneously updates its own cache and its own cache and then B's cache. CPU B invalidated. Invalidation may be less likely other cache, it may be either updated or If the target of the store is found in some that write to all other caches in the system. 2. Broadcast Writes. Every time a CPU able may be acceptable.

Each processor may have zero, one, or sevaddress stack (BIAS) which is a list store is placed in the buffer invalidation or channel is broadcast to all caches sharing validated. high priority for cache cycles, and if the The buffer invalidation address stack has a addresses to be invalidated in the cache. the same main memory. This broadcast

systems), but significant performance degfor invalidation lookup to any processor in the system is forced to surrender a cycle store addresses is that every cache memory target line is found in that cache, it is inlem appears in a recent patent [BEAN79]. In that patent, a BIAS Filter Memory essors. A clever way to minimize this probradation is likely with more than two procfor two processors (e.g., IBM's current MP ference that occurs is generally acceptable ing out repeated requests to invalidate the system. This filter memory works by filterwith each cache in a tightly coupled (BFM) is proposed. A BFM is associated which performs a write. The memory intersame block in a cache. The major difficulty with broadcasting

can be designed to support it, then software ency. Specifically, certain information can control can be used to guarantee consistwritten from scratch and the architecture code is responsible for restoring all modified semaphores. Within the critical regions, the able cacheable data is possible only within cache as necessary. Access to shared writepurge any such information from its own equipped with commands that permit it to to be cached. The CPU must therefore be efficiency, some shared writeable data has data structures such as the job queue. For accessed only from main memory. be designated noncacheable, and can some cases, the simpler alternative of mak-66 machines use a similar mechanism. S-1 multiprocessor system under construclock. Just such a scheme is intended for the items to main memory before releasing the critical sections, protected by noncacheable tems are usually semaphores and perhaps ing shared writeable information noncachetion at the Lawrence Livermore Laboratory [Hall 79, McW177]. The Honeywell Series 3. Software Control. If a system is being

keep a centralized and/or distributed direc-4. Directory Methods. It is possible to

is on, that CPU has the only valid copy of single bit (called the private bit). If that bit 0. If the (k + 1)th bit is on, then exactly one of the other bits is on. Each CPU has corresponding cache contains the line. The (k+1)th bit is 1 if the line is being or has system. Bit i, i = 1, ..., k is set to 1 if the memory, when there are k caches in maintains k + 1 bits for each line in main variants are possible. The main memory such scheme is as follows, though several ensure that no lines are write-shared. One only if the main memory directory bit k +copies. Exactly one private bit is set if and main memory may also contain current associated with each line in its cache a tory of all main memory lines, and use it to that line. If the bit is off, other caches and been modified in a cache, and otherwise is

to the requesting CPU/cache and finally update main memory, invalidate the copy in the cache that modified it, send the line cache which contains the modified copy, directory must recall the line from the k+1 is on, in which case the main memory corresponding bit set to indicate this; or, bit transferred to the requesting cache and the queried. There are two possibilities: either its cache, the main memory directory is CPU attempts to read a line which is not in voke activity in this directory system. If a was a read.) k+1 is then set to zero, since the request update itself to reflect these changes. (Bit but k+1 is off, in which case the line is A CPU can do several things which pro-

caches), and main memory must be up-dated if necessary. The main memory diof three possible actions. If the line is alrequesting cache, and the private bit is set. The third possibility is that the cache alof the data, the line is transmitted to the cache, it must be invalidated (in all other must be queried. If the line is in any other in cache, then the main memory directory fied, the private bit is on and the write ready in cache and has already been modirectory is then set to reflect the fact that takes place immediately. If the line is not mission must be requested from the main have its private bit set. In this case, perready contains the line but that it does not the new cache contains the modified copy An attempt to perform a write causes one

> gives permission to modify the data. marks its own directory suitably, and then any other copies of the line in the system, The main memory directory invalidates memory directory to perform the write.

performance problems. atterapt at a quantitative analysis of these such information. In CENS78, there is some ratios that are likely to be associated with becomes expensive due to the high miss possibly retrieve data from other caches. The use of shared writeable information to q ary the main memory directory and method are as follows. The cost of a miss The performance implications of this acrease significantly due to the need

may occur. Specifically, an I/O data stream may be delayed while directory operations or waite-through is clearly needed. problem. Either substantial I/O buffering are last. Care must be taken to avoid this take blace. In the meantime, some I/O data Another problem is that I/O overruns

copy back; thus main memory always has could be on a page instead of on a line basis. directory bits is felt to be too high, locking ory. to cache, without going through main memlogically necessary; sufficient information to minimize the queries to the caches of ply be invalidated in these other caches.
The IBM 3081D, which contains two fetched from the other caches, but can sima valid copy and data do not have to be possible to transmit information from cache exist othe: CPUs. The central directory is not (1) I he purpose of the central directory is (3) Core-through may be used instead of Other variants of method 4 are possible. (2) If the number of main memory in the individual caches. It is also

is called the broadcast search [DRIM81b] rather than going through main memory. nece sary information from cache to cache 3081 k functions similarly, but passes the CPUs, essentially uses the directory sche ne described. The higher performance A other version of the directory method

sired information send it to the requesting memories (cache or main) contain the demair memory but to all caches. Whichever In this case, a miss is sent not only to the

scheme to minimize the overhead of directory operations. He suggests that all CPUs [Liu82] proposes a multicache

> cache is accessed. only be incurred when the shared tory access and maintenance would thus contain shared data. The overhead of direchave two caches, only one of which can data

ance problems. No detailed comparison ex-Method 4 is quite general, but is potentially There are two practical methods among the above alternatives: method 4 and the ware control is required. existing architectures and software, hardit is not known whether software control is remain to be discovered. For new machines, ists, and other and better designs may yet very complex. It may also have perform-BIAS Filter Memory version of method 2. better than hardware control; clearly, for

2.8 Data/Instruction Cache

a pipeline, including instruction fetch, inservice two requests in the time it formerly cuted. Typically, there are several stages in in the process of being decoded and exequests served are generally complementary. required for one. In addition, the two rebles the bandwidth since the cache can now by splitting the cache into two parts, one access time. Both of these can be improved its performance are cache bandwidth and Two aspects of the cache having to do with tion, operand fetch, execution, and transstruction decode, operand address generathat several instructions are simultaneously for data and one for instructions. This doustruction cache), another can be having its Fast computers are pipelined, which means the cache can be simplified or eliminated. between instruction and data accesses to In addition, the logic that arbitrates priority operands fetched from the operand cache. instruction is being fetched (from the in-(e.g., to a register). Therefore, while one mission of the results to their destination

A split instruction/data cache also provides access time advantages. The CPU of the cache immediately adjacent to all of the not always possible simultaneously to place structions and possibly for the targets of and decode has little to do with operand the logic having to do with instruction fetch logic gates and is physically large. Further, (exclusive of the S-unit) more than 100,000 a high-speed computer typically contains branches. With a single cache system, it is fetch and store except for execute in-

placed in the physical location which the other hand, can have each of its halves logic which will access it. A split cache, on of a nanosecond to several nanoseconds. most useful, thereby saving from a fraction


of storage efficiency or because of immedicoexist in the same line, either for reasons modifying, both data and instructions may sible that even if the programs are not selfcally, instructions can be modified, and this troduced by the split cache organization. advantage given by this organization. a way so as to not impair the access time ate operands. The solutions for this probmodification must be reflected before the First, there is the problem of consistency perative that they be implemented in such 2.7), and they work here as well. It is imsection on multicache consistency (Section lem are the same as those discussed in the instructions are executed. Further, it is posformerly existed only in one place. Specifi-Iwo copies now exist of information which There are, of course, some problems in-

problem. were not found to agree with the matheunified cache from the performance of the used to estimate the performance of the a set of formulas are provided which can be perimentally and analytically. In SHED76, of this problem has been studied both exlarger amount of that resource. The extent own memory, and be unable to share a gether, they must each exist within their instructions and data are not stored split design is suggested by FAVR78.) If the instructions also varies. (A dynamically ticular, the fraction devoted to data and of a program varies constantly, and in parcache memory. The size of the working set tion is that it results in inefficient use of the tionarity of the workload was the major matical ones, although the reason was not individual ones. The experimental results investigated. We believe that the nonsta-Another problem of this cache organizaģ

split the cache in two equal parts (labeled "SPLIT EQUAL"), or the observed miss ternatives have been explored. One could and manage the cache and the various alcache to that of the unified cache for each appear in Figures 25-28. (See Bell 74 and of the sets of traces; some of the results that there are several possible ways to split Thak 78 for additional results.) We note We compared the miss ratio of the split

Cache Memories

I/D CACHES VS. UNIFIED CACHE



0.050

SPLIT ØPT


SPLIT EQUAL ---

0.100

Q-10000, 64 SETS, 32 BYTES/LINE,

FCØ1...4

Figure 25. Miss ratio versus memory capacity f r unified cache, cache split equally between instruction and data halves, cache split according to static optimum partition between instruction and data halves, and miss ratios individually for instruction and data halves.



Computing Surveys, Vol. 14, No. 3, September 1982 Figure 26. Miss ratio versus memory capacity for instruction/data cache and for unified cache.




Figure 27. Miss ratio versus memory capacity for instruction/data cache and for unified cache




Figure 28. Miss ratio versus memory capacity for instruction/data cache and for unified cache.

511

is labeled "NO DUPLICATES." (No specache or it could be moved; this latter case duplicated in the remaining side of the one currently accessed, it could either be to be in the side of the cache other than the ("SPLIT OPT"). Also, when a line is found tions are given in Figures 25–28 cial label is shown if duplicates are permitratios could be used (from this particular ted.) The results bearing on these distincto determine the optimal static split

paring Figures 25 and 26, it seems that barring duplicate lines has only a small unified cache, the equally split cache, and negative effect on the miss ratio. individually are also shown. Further, comall perform about equally well with respect the cache split unequally (split optimally) the instruction and data halves of the cache to miss ratio. Note that the miss ratio for We observe in Figures 25 and 26 that the

and are not common in programs compiled using the IBM COBOL or PL/I compiler. data are very common in programs comappears that lines sharing instruction and ment of lines between the two halves. It sharply increased by the constant movenitude when duplicates are not permitted unified cache is better by an order of mag-TRAN code but are not shown.) piled with IBM's FORTRAN G compiler (Figure 28), because the miss ratio is the unified cache is significantly better. The and optimally split cache are comparable, and 28. In Figure 27, although the equally Figures 25 and 26 are those of Figures 27 IBM traces, all of which include FORhave been found for the two other sets of (Results similar to the FORTRAN case In sharp contrast to the measurements of

can say that the miss ratio may increase perhaps even in separate pages. and instructions are in separate lines, and minimize this effect by ensuring that data significantly if the caches are split, but that Presumably, compilers can be designed to the effect depends greatly on the workload. Based on these experimental results, we

experimental machines and two commercial ones which do so. The S-1 [HAIL79, splitting the cache, there are at least two relies on (new) software to minimize the tory is being built with just such a cache; it McW177] at Lawrence Livermore Labora-Despite the possible miss ratio penalty of

> machines. split cache. The Hitachi H200 and Itel puter, built at IBM Research (Yorktown Heights) [El.ec76, Radi82] also has a problems discussed here. The 801 minicombeen publicly reported for any of these struction cache. No measurements have AS/6 [Ross79] both have a split data/in-

2.9 Irtual Address Cache

this organization for its name store. The S-1, the IBM 801, and the ICL 2900 series call a cache organized this way a virtual add ess cache. The MU-5 [IBBE77] uses cact e access time could be significantly redress was available. This suggests that the Section 2.3) the fact that the virtual address reader recalls, we discussed (Introduction, using the real address (see Figure 2). As the Mos cache memories address the cache in FEDE79. See also OLBE79 machines also use this idea. It is discussed cacle directly with the virtual address. We inated. The way to do this is to address the duced if the translation step could be elimcould not be completed until the real address, and that the line lookup and readout was ranslated by the TLB to the real ad-

of the address space with which they are memory is accessed, specifically for misses translated to real addresses whenever main efficient, since virtual addresses must be mechanism must still exist and must still be dre s space ID. Second, the translation cache must be extended to include the adis not a problem, but the address tag in the every time task switching occurs. Tagging asseciated, or else the cache must be purged dresses must be tagged with the identifier the e is one serious problem. First, all adin building a virtual address cache, and The the TLB cannot be eliminated There are some additional considerations for writes in a write-through cache.

tha space of each user, and it is important that share code or data. (Since the lines have ony ns occur whenever two address spaces "sy onyms," two or more virtual addresses the supervisor may exist in the address sante place in both address spaces.) Also, are different even if the line occurs in the address space tags, the virtual addresses ne most serious problem is that of map to the same real address. Syn-

> accessed on real address and indicates all the virtual address, map it into a real adonly one copy of supervisor tables be kept. buffer. When a miss occurs, the virtual adinverse mapping buffer (if a separate one is used) the RTB or reverse translation opposite of the TLB, we choose to call the addresses in the cache map into the same dress, and then see if any other virtual The only way to detect synonyms is to take address. Since this inverse mapping is the virtual addresses associated with that real inverse mapping must be available for every real address. For this to be feasible, the line in the cache; this inverse mapping is clearly undesirable for reasons of consistcopies of the same line in the cache are moved to its new location, since multiple address). If it is, it must be renamed and the cache under a different name (virtual of the RTB to see if that line is already in the miss is overlapped with a similar search the TLB. The access to main memory for dress is translated into the real address by

given a unique address space identifier, and forced to have the same location in all address spaces. Such information can be be decreased if shared information can be forced to have the same location in all the lookup algorithm always considers such location in all address spaces in IBM's MVS Shared supervisor code does have a unique could not conceivably be so allocated. the supervisor since other shared D. A scheme like this is feasible only for tag to match the current address space The severity of the synonym problem can code

operating system. The RTB may or may not be a simple

simple: if the bits used to select the set of structure, depending on the structure of the is changed to the current virtual address. A to select the set undergo translation), the virtual address (i.e., if none of the bits used the cache are the same for the real and rest of the cache. In one case it is fairly arate mapping buffer for the reverse transmore complex design would involve a sepvirtual address, then a search is made in with each cache line two address tags RTB can be implemented by associating that set on the real address. If that search BEDE79]. If a match is not found on the inds the line, then the virtual address tag

2.10 User/Supervisor Cache

It was suggested earlier that a significant supervisor cache may have a high miss ratio some data relevant to this problem.) The cache of the other's lines. (See PEUT77 for user nor the supervisor would purge the may also drop. In particular, neither the frequently, the supervisor state miss ratio ciably. Further, if the same interrupts recur the user state miss ratio would drop apprestart, when possible, the same user program If the scheduler were programmed to reused primarily by the user state programs. the supervisor and the other of which is into two parts, one of which is used only by lem is to use a cache which has been split switching. A possible solution to this probfraction of the miss ratio is due to taskthat was running before an interrupt, then (See MILA75 for an example.) in any case due to its large working set.

above comments, there are a number of state [MILA75] and a supervisor cache half worse since the maximum cache capacity is as large as the unified cache is likely to be miss ratio. Most misses occur in supervisor First, it is actually unlikely to cut down the problems with the user/supervisor cache. permitted. This overlap introduces the entirely distinct, and cross-access must be used by the user and the supervisor are not same program. Second, the information the scheduling algorithm can restart the no longer available to the supervisor. Furproblem of consistency. ther, it is not clear what fraction of the time Despite the appealing rationale of the

that the split cache performed about as well the split user/supervisor cache [Ross80]. do not expect that a split cache will prove design makes the results questionable. We as a unified one, but poor experimental In that case, an experiment was run on an Hitatchi M180. The results seemed to show We are aware of only one evaluation of

2.11 Input/Output through

cache, then there would be no consistency if all accesses to main memory use the same consistency was discussed. We noted that In Section 2.7, the problem of multicache problem. Precisely this approach has been

cache solves the consistency problem, it introduces other difficulties. First, there is when for some reason the I/O stream can-While putting all input/output through the sufficient. Sufficient buffering should also be provided in the I/O paths to the devices. started. Overruns can be provoked when: transfer must be aborted and then reembedded in the I/O path is exhausted, the Most I/O devices involve physical movereason cannot be obtained quickly enough. cache (and is thus a miss) and for some accessed by the I/O stream is not in the cache can cause an overrun when the line vice. Transmitting the I/O through memory (cache or main) and the I/O denot be properly transmitted between the the overrun problem. An overrun occurs enough, and the ability to process misses is large enough, the bandwidth more active (in use) lines map into one set than one I/O transfer is in progress, and (additional) one quickly enough; (2) more more misses and cannot process the current the cache is already processing one or minimized if the set size of the cache is [/O from several devices. Overruns can be handle the current burst of simultaneous the cache bandwidth is not adequate to han the set size can accommodate; or (3) and when the buffering capacity is high the

2.11.2 Miss Ratio

Directing the input/output data streams 29 and 30 for two of the sets of traces. and I/O transfer rate is shown in Figures thetic address stream referencing a distinct is simulated by a purely sequential synto the rate of CPU accesses. (I/O activity ratio of the rate of I/O accesses to the cache shown in Figures 29-32. IORATE is the of the cache. Some experiments along these fraction of the space in the cache, and this miss ratio. This I/O data occupies some through the cache also has an effect on the The miss ratio as a function of memory size address space from the other programs.) lines were run by the author and results are increases the miss ratio for the other users


ures and 32. The results displayed here data has been rearranged to show more directly the effect on the miss ratio in Figshow no clear mathematical pattern, and miss atio by an I/O stream. we were unable to derive a useful and verifiable formula to predict the effect on the

ance of the Amdahl computers, which are not seriously degraded by high I/O rates. some I/O rate data) the miss ratio is not Figures 29-32 suggests that for reasonable tion is consistent with the known performaffected to any large extent. This observa-I/O i ites (less than 0.05; see Powe77 for Examination of the results presented in

2.12 Sache Size

Two we expect. The cache size is usually dictated cache be and what kind of performance can ing a :ache design are how large should the cuitr, which may increase access time. cache may also require more access cirical space within the processor. A very large cupy an unreasonable fraction of the physthe elded performance, nor should it ocrepresents an expense out of proportion to the cost and performance of the machine. by a number of criteria having to do with ache should not be so large that it ery important questions when select-

ratio a 99.º percent hit ratio on a PDP-11 prochine architecture. A cache that might yield sight. There is also a variety of data availreader may wish to scan that data for inthroughout this paper, however, and the code. This problem cannot be usefully studgram could result in a 90 percent or lower hit ratio for IBM (MVS) supervisor state very lifficult problem, since the cache hit ratio varies with the workload and the maance The issue is then one of the relation that he larger the cache, the higher the hit para; raph above, one can generally assume able in the literature and the reader may ical trace-driven simulation results appear program to program and only a small numbetween cache size and hit ratio. This is a Als. 78, Bell 74, Berg 76, Gibs 67, Lee 69, wish to inspect the results presented ber of traces can possibly be analyzed. Typthe miss ratio varies tremendously from ied using trace-driven simulation because As le from the warnings given in the and therefore the better the perform-



Cache Memories




Figure 29. Miss ratio versus memory capacity while I/O occurs through cache at specified rate. IORATE refers to fraction of all memory references due to I/O.





Figure 30. Miss ratio versus memory capacity while I/O occurs through cache

Computing Surveys, Vol. 14, No. 3, September 1982

MISS RATIØ VS. CACHE SIZE



MISS RATIØ

0.03

.0843 K-4632

0.02

ø

0--

PRØBLEM STATE

8

6

50

60 70 0.04 0.05 0.06

.3249 K-.5309

SUPERVISOR STATE

ф

0.07

Y

0.09

.2916 k^{-.4353}

DIGIT EQUALS SET SIZE

Figure 31. Miss ratio versus I/O rate for variety of memory capacities.




Figure 32. Miss ratio versus I/O rate for variety of memory capacities


Some direct measurements of cache miss ratios appear in CLAR81 and CLAR82. In the MEAD70, STRE76, THAK78, and YUVA75. around 90 percent. former, the Dorado was found to have hit VAX 11/780 was found to have hit ratios ratios above 99 percent. In the latter, the

ulation is that in general user state proswitching. many of those misses come from task very low miss ratios, in our experience, and supervisor typically uses 25 to 60 percent of traces exist. In IBM MVS systems, the grams are the only ones for which many [Mila75]. User programs generally have the CPU time, and provides by far the largest component of the miss ratio Another problem with trace-driven sim-

was linearly related to the capacity of the on the same system [GREE74] contradict memory considered. But later results, taken data, that the mean time between faults Saltzer [Salt74] suggested, based on his literature for memory hierarchy miss ratios. Two models have been proposed in the

was of the form $m = a(c^b)$, where a and b Saltzer's earlier findings. [Chow75 and ematical convenience. and it seems to have been chosen for mathimental results to substantiate this model are constants, m is the miss ratio, and c is Chow 76] suggest that the miss ratio curve the memory capacity. They show no exper-

computers running a standard Amdahl internal benchmark. This data is reproduced measurements taken from Amdahl 470 data. In Figure 33 we show a set of such chines running "typical" workloads, are the most useful source of good measurement (consistent with Chow75 and Chow76) specific cache size and set size; the value of measurement point, and shows either the can be approximated over the range shown by an equation of the form $m = a(k^b)$ supervisor or problem state miss ratio for a from Hard80a. Each digit represents from Figure 33 suggest that the miss ratio amination of the form of the measurements the digit at each point is the set size. Ex-Actual cache miss ratios, from real ma-



Computing Surveys, Vol. 14, No. 3, September 1982

other architectures, nor for cache sizes beyond the range shown. From Figure 33 it is sizes. We make no claims for the validity of this function for other workloads and/or range indicated, therefore, these figures can ratio, and the supervisor state measuretributes the largest fraction of the miss evident, though, that the supervisor consupervisor and user state for all other set sor and user state for a set size of two, and shown for four cases in Figure 33; superviconstants (b < 0), and k is the cache capacat estimating the performance of a cache probably be used for a first approximation ments are quite consistent. Within the ity in kilobytes. The values of a and b are where m is the miss ratio, a and b are

kbytes (NEC ACOS 9000), 64 kbytes (Amdahl 470V/8, IBM 3033, IBM 3081K per CPU), 32 kbytes (IBM 370/168-3, IBM 3081D per CPU, Amdahl 470V/7, Magnuson M80/43), 16 kbytes (Amdahl 470V/6, M80/44, DEC VAX 11/780), 8 kbytes (Honeywell 66/60 and 66/80, Xerox Dorado [Clar81]), 4 kbytes (VAX 11/750, IBM 4331), 1 kbyte (PDP-11/70). Itel AS/6, IBM 4341, Magnuson M80/42, Typical cache sizes in use include 128

2.13. Cache Bandwidth, Data Path Width, and Access Resolution

2.13.1 Bandwidth

For adequate performance, the cache bandwidth must be sufficient. Bandwidth refers to the aggregate data transfer rate, and is cache cycles, such as prefetch lookups and store, channel activity, etc.), and (2) some equal to data path width divided by access date these as well. transfers, it must be possible to accommorequests may be for a large number of bytes. access (instruction fetch, operand fetch and as the access time, because (1) there may time. The bandwidth is important as well If there are other sources of requests for be several sources of requests for cache

or more requests are blocked, these blocked since if the cache is busy for a cycle and one age demand placed on it by a small amount. quate data transfer rate, it is not sufficient It is important as well to avoid contention that the cache bandwidth exceed the aver-In determining what constitutes an ade-

> fetc factor of two to three, which is probably the animum sufficient margin. We note that in the 470V/6 (when prefetch is used que ed but never performed requests.) actually are performed. (Newly arrived prebeer observed that not all of the prefetches only during otherwise idle cycles, and it has experimentally) prefetches are executed pears to exceed the average data rate by a the IBM 3033, machine cycles. In the Amdahl 470V/8 and requests can result in permanently wasted requests take the place of previously the cache bandwidth

smal machines, 4 bytes (VAX 11/780) stead of 2 (PDP-11/70). 9 instructions such as: (1) instructions which load or unload all of the registers (e.g., IBM in le ge machines, 8 bytes (3033, 3081, Ite) done two, Ņ, 370 astructions STM, LM); (2) instructions width can be extremely important. This is AS/(3) instead of 4 (470V/6, V/7, V/8); in the cache data path be as wide as possible data movement, and it is important that part cularly the case for data movement For some instructions, the cache bandng character strings (e.g., CLC, OC n move long character strings (MVC, there is little if any processing to be KC). In these cases, especially the first ;L); and (3) instructions which operate the question is simply one of physical

It is important to note that cache data path width is expensive. Doubling the path widt i means doubling the number of lines ered during the design process. aspe ts of cache bandwidth must be considagın in access time, due to larger physical packwidths) and all of the associated circuitry. into This frequently implies some small increase The fore, both the cost and performance and out of the cache (i.e., the bus and/or additional levels of gate delay.

ing machine. (See Ронм75 for some addi order bits of the desired locations. This cess each separately, depending on the lowthe cache (e.g., two or four times) and acto serve a large number of small requests knowledge, has not been used on any existapproach is very expensive, and to our very quickly, it may be efficient to replicate [DRI 80, YAMO80]. If the cache is required banc vidth Another approach to increasing cache is to interleave the cache

2.13.2 Priority Arbitration

priority to any request that is "deadline can be served at a given time. There are competing for cache cycles and only one to do when the cache has several requests otherwise abort); and (2) give priority (after scheduled" (e.g., an I/O request that would two criteria for making the choice: (1) give An issue related to cache bandwidth is what though complex, is possible [Brou80]. cache requests, but dynamic scheduling complexity into the cache design. Typically, cache accesses may introduce unreasonable venience, since the optimal scheduling of may be sacrificed for implementation confixed priorities are assigned to competing to requests in order to enhance maperformance. The second criterion

lution, we consider two large, high-speed computers: the Amdahl 470V/7 and the with the TLB and translatior to perform virtual to real address translation. The prestore and fetch, instruction fetch, and chantranslate port, and the prefetch port. The there can be up to five requests queued for are five "ports" or address registers, which The translate port is used in conjunction nel I/O (since channels use the cache also). first three are used respectively for operand the instruction port, the channel port, the access. These ports are the operand port, hold the addresses for cache requests. Thus, IBM 3033. In the Amdahl machine, there 470V/6 cache; we list the important ones purging the TLB, and for prefetch opera-tions. There are sixteen priorities for the tions, such as setting the storage key or prefetch. quest, (5) move line out from cache to main memory, (6) translate, (7) channel fetch, (8) age, (2) operand store, (3) channel store, priority: (1) move line in from main storfetch port is for a number of special func-(4) fetch second half of double word re-An an illustration of cache priority resofetch, (9) instruction fetch, (10) decreasing order of access

CPU, (4) buffer reset, (5) translate, (6) redo search for line modified by channel or other modified by channel or other CPU, fetch transfer, (2) invalidate line in cache access priorities [IBM78]: (1) main memory The IBM 3033 has a similar list of cache

> to be restarted), and (7) normal instruction (some cache accesses are blocked and have

2.14 Multilevel Cache

edge) can be found in the NEC ACOS 9000 The largest existing caches (to our knowlpercent) of the parts cost of the CPU. cache can be a significant fraction (5-20 very expensive. The cost of the chips in the crease the access time, and (2) they are physical size and logical complexity inlarge caches pose two problems: (1) their (128 kbytes), and the Amdahl 470V/8 and cycles commonly required, but in two to be satisfied, not in the six to twelve machine order of 4 kbytes and the larger, slower in which the smaller, faster level is on the to this problem is to build a two-level cache, decrease the miss ratio. A possible solution reason for the large cache, though, is to four cycles. Although the miss ratio from this way, misses from the small cache could level is on the order of 64-512 kbytes. In BM 3033 processors (64 kbytes). effect may be found in BENN82, OHNO77, penalty would yield an overall improve-ment in performance. Suggestions to this the small cache would be fairly high, the the TLB [NGA182]. and Span78. It has also been suggested for improved cycle time and decreased miss

level to be easily placed between them. of main memory to cache memory access possible. The five-to-one or ten-to-one ratio studies are required to determine if this is serviced quickly, but detailed engineering the fast cache to the slow cache could be ble. We suggested above that misses from multilevel cache is not necessarily desiratimes is not wide enough to allow another As might be expected, the two-level 윽

circuitry, with all of the attendant complilevel cache implies another level of access on the whole. in the second level, while cheaper per bit cations. Also, the large amount of storage than the low-level cache, is not mexpensive Expense is another consideration. A two-

sents a possible approach to the problem of an overlarge single-level cache, but further study is needed The two-level or multilevel cache repre

that more than one cache access can be in progress at the same time. This pipelining cache, as well as the rest of the CPU, so desired set are accessed in parallel. After Referencing a cache memory is a multistep machines, it is common to ment bits are updated. In large, high-speed the information is read out, the replacecorrect line from the set, and finally, after this, the real address is used to select the process. There is the need to obtain priority we illustrate it by discussing two machines: is of various degrees of sophistication, and for a cache cycle. Then the TLB and the the Amdahl 470V/7 and the IBM 3033. pipeline the

TLB, to select the appropriate line from the cache, to check that the contents of the four cycles, known as the P, B1, B2, and R cycles [SM1778b]. The P (priority) cycle is used actually to access the cache and the B1 and B2 (buffer 1, buffer 2) cycles are competing sources of requests to the cache used to determine which of several possible pipeline. requires two successive cycles in the cache store is longer since it is essentially a read mentioned above. The time required by a the cache, one in each of the four cycles up to four fetches active at any one time in updated at that time. It is possible to have for "cleanup" and the replacement status is the end of the B2 cycle. The R cycle is used segment fetched. The data are available at byte location out of the two-word (8-byte) line are valid, and to shift to get the desired will be permitted to use the next cycle. The takes six cycles all together, and one store followed by a modify and write-back; it In the 470V/7, a complete read requires

time to S-unit, 11 cycles in S-unit, 1 cycle time other requests which are behind it in an access causes a miss, it can be held up order that they are issued. In particular, if accesses do not have to be performed in the portant feature of the 3033 is that the cache to return data to instruction unit). An imis about 21 cycles (1-cycle transmission quest for priority until the data is available where the turnaround time from initial reone fetch or store in each machine cycle, [IBM78]. The cache in the 3033 can service while the miss is serviced, and at the same The pipeline in the 3033 cache is similar

ir correct results. this out-of-order operation from producing o ate mechanism built in which prevents the pipeline can proceed. There is an elab-

2.36 Translation Lookaside Buffer

The o eration may be found in JONE77b, LJDL77, RAMA81, SATY81, SCHR71, and VILK71. Discussions of the use of TLBs it formation relevant to TLB design and otherwise an address translation would recalled the translation buffer [DEC78], the implementation of the TLB is intimately using real addresses, and so the design and mapping between recently used virtual and rectory lookaside table [IBM78]), is a small, associative memory [Schr71], and the di-('LB chips or memory management units) related to the cache memory. Additional In most machines, the cache is accessed ce each to the segment and page tables. care two additional memory references: TLB performs an essential function since real memory addresses (see Figure 2). The high-speed buffer which maintains the microcomputers can be found in JOHN81, translation lookaside buffer (also

S.Ev81, and Zollv81.

The TLB itself is typically designed to The IBM 3081 TLB has 128 entries. e.ch. Similarly, the Amdahl 470V/6 uses a sociative, with 64 sets of two elements I LAT or directory lookaside table) is setleok like a small set-associative memory. For example, the 3033 TLB (called the and V/8 have 256 sets of 2 elements each. 38 sets of two elements each and the 470 V/

upward as far as necessary. Since the TLB coche in its design. First, for most processes t ts numbered from 1 to 24 (high order to would be used disproportionately and lewer order bits), the low-order TLB entries address spaces start at zero and extend cently. For this reason, both the 3033 and adress bits can be used to access the TLB he TLB (see Figure 2). Consider the 24-bit e 470 hash the address before accessing anslates page addresses from virtual to erefore the TLB would be used ineffir accessing the cache (bit selection using idress used in the System/370, with the the same method was used as that used al, only the high-order (page number) The TLB differs in some ways from the

is addressed using 8 bits calculated as follows: [(6 @ 1 @ S8), 7, (8 @ 3 @ S6), 9, (10 @ S4), 11, (12 @ S2), 5]; and the second half is addressed as [6, (7 @ 2 @ S7), 8, (9 @ 4 @ S5), 10, (11 @ S3), 12, (5 @ S1)]. There are no published studies that individes much more thorough randomization different hashing algorithm, one which proeach of the two elements of a set; the TLB algorithm as shown below. Also, the 470V, bits that make up this tag field as S1, associates with each address space an 8-bit 7 uses a different algorithm to hash into tag field called the address space identifier (ASID) (see Section 2.19.1). We refer to the ity. To explain the hashing algorithm, we first explain some other items. The 470 at the cost of significantly greater complex-

that the right entry has been found. The virtual page address) in the TLB to ensure the virtual address tag field (ASID plus entry (see Figure 34). The virtual address the address space identifier (8 bits in the virtual address tag field must include presented for translation is matched against primary output of the TLB and occupies a corresponding to the virtual address is the each line in the cache.) The real address more efficient than placing the key with on a page basis in the 370, this is much is permissible. (Since keys are associated type machines) is also included in the TLB 470V/7, 5 bits in the 3033) so that entries and is checked to make sure that the access TLB at one time. A protection field (in 370for more than one process can be in the There are a number of fields in a TLB low order). Then the bits 13 to 24 address

The Amdahl 470V/7 and 470V/8 use a

is sufficient or whether the extra complexcate whether the algorithm used in the 3033 whether a given entry in the TLB is valid field. There are also bits that indicate

more entries in the TLB whenever the virtwo ways: (1) if a single-page table entry is changed (in the 370), the IPTE (insert page active process. This cambe accomplished in for any page in the address space of any tual to real address correspondence changes sets of bits used to denote valid and invalid is actually invalidated. The 470V/7 does slow (16 machine cycles) since each entry is purged. In the 3033, purging the TLB space IDs is changed, then the entire TLB purged; (2) if the assignment of address be searched, and the now invalid entry table entry) instruction causes the TLB to be used at any given time. The set not entries, and a flag indicating which set is to this in a rather clever way. There are two use is supposed to be set to zero (invalid). The purge TLB command has the effect of is reset to zero in the background during now in use. The set of bits no longer in use flipping this flag, so that the set of bits indicating that all entries are invalid are idle cycles. See Cosc81 for a similar idea. It may be necessary to change one or

ity of the 470V/7 algorithm is warranted.

dress need not be hashed at all. Since the buffer) is used, with 64 sets of 2 entries each. (The VAX 11/750 has 256 sets of 2 associative TLB (called the translation in the IBM and Amdahl machines. A setorder bits of the page address, so the adthe high-order address bit and the five lowentries each.) The set is selected by using [DEC78] is similar to but simpler than that The cache on the DEC VAX 11/780

and the remaining bits (1 to 12) can be used the byte within the page (4096-byte page) bit index into the TLB computed as follows. to access the TLB. The 3033 contains a 6bit quantity is computed [7, (8 @ 2), (9 @ each number refers to the input bit it des-Let @ be the Exclusive OR operator; a 6-(10 @ 4), (11 @ 5), (12 @ 6)], where

than a set-associative buffer. The first half is more like a pair of direct mapping buffers ..., S8. These bits are used in the hashing

be stored.

519

Space ID	Address
Address	Virtual Page
Bit	Š
Bits	Protection
Address	d Protection Real Page

Translation Lookaside Buffer (TLB) Entry

Corry	
E 7 C	n 2
(usage) Bits	Replacement

TLB Set

Figure 34. Structure of translation lookaside buffer (TLB) entry and TLB set.

and the appropriate bits to permit LRU-

and reference bits for a page are kept in the

from the TLB, the values of those bits must TLB. If so, then when the entry is removed like replacement. Sometimes, the modify

2.19.2 Execution Unit Buffers


entries never map into the same locations. higher order address bit separates the user if the page has been modified, and the used to hold the dirty bit, which indicates are no address space IDs.) The TLB is also the TLB is purged on a task switch. (There This is convenient because the user part of means that the user and supervisor TLB from the supervisor address space, this

to 256 entries. tios of 0.1 to 2 percent for TLB sizes of 64 nication: W. J. Harding). Simulations of the VAX 11/780 TLB [SATY81] show miss raabout 0.3 to 0.4 percent (Private Commumiss ratio for the Amdahl 470V/6 TLB is are not generally available. The observed Published figures for TLB performance

ously, the virtual address/real address pair address is passed along to the cache so that dress to get the real page address. This real address, then adds the page number (from the virtual address to obtain the page table machines), adds the segment number from priate place (e.g., control register 1 in 370 base of the segment table from the appromust be used. The translator obtains the not already exist in the TLB, the translator into a real address and the translation does When a virtual address must be translated is entered in the TLB. The translator is the access can be made, and simultanethe virtual address) to the page table adbasically an adder which knows what to

or main memory resident. ent of whether target addresses are cache requires access to the segment and page accesses to proceed unimpeded, independ-Provision must be made for the translator either in the cache or in main memory. table entries, and these entries may be It is important to note that the translator

more complicated than that of line crossers crossers." The problem here is considerably of a fetch or store may cross from one page to translation: "page crossers." The target since, although the virtual addresses are to another, in a similar way as for "line contiguous, the real addresses may not be. Therefore, when a page crosser occurs, two We also observe another problem related



processors. caches are associated with memories rather than with Figure 35. Diagram of computer system in which

separate translations are required; these may occur in the TLB and/or translator as the occasion demands.

2.18 Memory-Based Cache

ory. cacle (see Figure 35) main memory modules, each with its own way to do this is with a shared bus interfacthat caches are generally associated It was stated at the beginning of this paper etween one or more CPUs and several cache in the main memory itself. One processor and not with the main mem-A different design would be to place with

there is only one copy of a given piece of ory module i go through cache i and thus several CPUs. All accesses to data in memcondistency problem even though there are for a high-speed cache. Second, there is no RAM) to the 50-100 nanoseconds possible nan seconds (given high-density MOS ule is decreased from the typical 200-500 First, the access time at the memory mod There are two reasons for this approach

tion sate access time to be highly variable. slows down the system and causes memory ther: will be memory bus contention. This mocale. Third, if there are multiple CPUs, expensive; there is one cache per memory time is not cut sufficiently. Second, it is too on the far side of the memory bus, access Firs, the design is too slow; with the cache Unfortunately, the advantages mend are not nearly sufficient to compenfor the shortcomings of this design.

ules with built-in caches, over a fast bus. served by a small number of memory moda large number of processors could processors are relatively slow. In that case, poor unless both the main memory and the cacle with the memory modules is very Overall, the scheme of associating the

2.19 Specialized Caches and Cache This paper has been almost entirely con-Components

cerned with the general-purpose cache computers. There are other caches and buffers that can be used in such machines memory found in most large, high-speed and we briefly discuss them in this section.

2.19.1 Address Space Identifier Table

space and the tag is held in a hardware on a temporary basis by the hardware, and tag with each address space for use in the contents of control register 1. Therefore, (370/168, 3033, 470V), the identifier is the in the IBM-compatible machines discussed identifier for an address space is quite long; In many computers, the operating system the correspondence between the address TLB and/or the cache. This tag is assigned these machines associate a much shorter Stack in the 3033 [IBM78] and 370/168 the Segment Base Register Table in the 470V/7, the Segment Table Origin Address table which we name the Address Space Identifier Table (ASIT). It is also called Stack in the 470V/6. IBM75], and the Segment Base Register

assigned starting at 1. When the table bespaces are activated. (The TLB is also are reassigned dynamically as address comes full, all entries are purged and IDs 1, the index of that location becomes the when a match is found with control register ASIT in the 3033 is searched starting at 1; purged.) When a task switch occurs, the address space identifier. The 3033 ASIT has 32 entries, which are

a new tag is assigned, a previously used tag plex ASIT. The segment table origin adassigned and placed in the ASIT. Whenever dress is hashed to provide an entry into the is made available by deleting its entry in not have a tag, a previously unused tag is is then read out. If the address space does ASIT. The tag associated with that address thus, all 32 valid tags can usually be used, the capability of holding up to 128 entries; valid tags are available, but the ASIT has TLB purge is not required.) Thirty-two all relevant entries in the TLB. (A complete the ASIT and (in the background) purging with little fear of hashing conflicts. The 470V/6 has a somewhat more com-

91 [ANDE67b, IBM71, Toma67], a number cution unit to buffer the inputs and outputs of buffers are placed internally in the exefor a complete discussion of this. fer the reader to the references just cited of partially completed instructions. We re-In some machines, especially the IBM 360,

2.19.3 Instruction Lookahead Buffers

out general-purpose caches, a buffer may 360/91 [ANDE67a, BOLA67, IBM71]. These the Cray I [CRAY76], the CDC structions. Just such a scheme is used on be dedicated to lookahead buffering of in-In several machines, especially those withbuffers. Machines with general-purpose machines all have substantial buffers, and tion lookahead buffering, although a few extra bytes are frequently fetched. See also caches usually do not have much instrucloops can be executed entirely within these [CDC74], the CDC 7600, and the BLAZ80 and Kone80.

2.19.4 Branch Target Buffer

stream fetched. To minimize the effect of existence of branches in the code. When a ance in pipelined computer systems is the One major impediment to high performbuffers the addresses of previous branches these disruptions, it is possible to implement a branch target buffer (BTB) which be flushed and the correct instruction branch occurs, portions of the pipeline must the correct branch behavior more than 90 the branch. The BTB can correctly predict takes place from the (previous) target of match occurs, the next instruction fetch tents of the branch target buffer and if a fetch address is matched against the conand their target addresses. The instruction [IBBE72, MORR79], and the S-1 [McW177] percent of the time [Lee82]. Something like a branch target buffer is used in the MU-5

2.19.5 Microcode Cache

microcode is quite large. If the microcode coded and in some cases the amount Many modern computer systems are micro-으

Computing Surveys, Vol. 14, No. 3, September 1982

is not stored in sufficiently fast storage, it Computing Surveys, Vol. 14, No. 3, September 1982

the microcode. is possible to build a special cache to buffer

2.19.6 Buffer Invalidation Address Stack

way, although without a BIAS to queue VAX 11/780 functions in much the same processor, which is a small hardware implemented queue inside the S-unit. The DEC are to be invalidated are kept in the buffer store to main memory causes the line afstore-through mechanism in which any may be outstanding at a time. requests. That is, invalidation requests in invalidation address stack (BIAS) in each formed the store. Addresses of lines which processors other than the one which perfected to be invalidated in the caches of all The IBM 370/168 and 3033 both use a the VAX have high priority, and only one

2.19.7 Input/Output Buffers

As noted earlier, input/output streams must be aborted if the processor is not is the case in the 370/168 [IBM75] and the are needed. For this reason, most machines ready to accept or provide data when they channels or I/O channel controller(s). This have a few words of buffering in the I/O

2.19.8 Write-Through Buffers

not become blocked waiting for previous writes to complete. In the IBM 3033 one write. (Four buffers were recommended [IBM78], four such buffers, each holding a double word, are provided. The VAX to buffer the writes so that the CPU does In a write-through machine, it is important 11/780 [DEC78], on the other hand, buffers

2.19.9 Register Cache

frames maintained in a cache [Drrz82]. It has been suggested that registers be auscribed, however, is not general purpose, with the Texas Instruments 9900 microproplementing registers as part of memory, as hardwired registers. The specific cache decessor, it is unlikely to be as fast as regular, While this is much better (faster) than im-

Computing Surveys, Vol. 14, No. 3, September 1982

but is dedicated to holding registers; it ther fore should be much faster than a large; general-purpose cache.

3. DIRECTIONS FOR RESEARCH AND DEVELOPMENT

we see some more specific issues. shift. In addition to this general comment, ate solutions to the problems discussed will change with technology and the appropriand faster, as is processor logic. Cost/peris changing; storage is becoming cheaper velopment. First, we note that technology dicate directions both for research and deders ood, but there are problems which informance trade-offs and compromises will Cacle memories are moderately well un-

3.1 n-Chip Cacre and Other Technology

of the art. (See Lind81 and Pohm82.) and rithin a few years, it will be feasible to a morocomputer chip is growing quickly, this within the constraints of the VLSI state that such an on-chip cache will occur. the same chip as the processor. We expect build a general-purpose cache memory on The number of gates that can be placed on There is research to be done in designing

pect of technological change also needs to para aeters such as set size may change with changing technology. This related asto be implemented easily. This implies that exan ple, permits wide associative searches plen entation technology. MOS VLSI, for Cache design is also affected by the im-

3.2 | lulticache Consistency

mercal implementations are needed, especially of systems with four or more CPUs, be e aluated. solutions were indicated. Additional comdiscussed in Section 2.7 and a number of The problem of multicache consistency was before the cost/performance trade-offs can

3.3 Emplementation Evaluation

instruction/data cache, the supervisor/user were discussed earlier, such as the split A number of new or different cache designs

their desirability can be fully evaluated.

3.4 Hit Ratio versus Size

the hit ratio of a cache as a function of its size. Such a model is needed, and it will machine architecture and workload type probably have to be made specific to each There is no generally accepted model for (e.g., 370 commercial, 370 scientific, and PDP-11).

3.5 TLB Design

particular, to know whether the complexity expected from the various designs and, to know what level of performance can be tions (but see Sary81). It would be useful but there are almost no published evalua-A number of different TLB designs exist, of the Amdahl TLB is warranted.

3.6 Cache Parameters versus Architecture

we have been able to suggest desirable parameter values for various aspects of the cache. Similar studies need to be performed

APPENDIX. EXPLANATION OF TRACE

- and formatting program. (called ROFF or runoft).
- 4. FGO1 FORTRAN Go step, factor written in assembly language.)
- FGO2 FORTRAN Go step, doubletion, 2057 lines, FortG compiler. precision analysis of satellite informa-
- FGO3 FORTRAN Go step, double-

cache, the multilevel cache, and the virtual tions of such designs are required before address cache. One or more implementa-FortG compiler.

and Workload

Most of the studies in this paper have been based on IBM System 370 user program address traces. On the basis of that data, for other machines and workloads.

- 1. EDC PDP-11 trace of text editor, on PDP-11. written in C, compiled with C compiler
- ROFFAS PDP-11 trace of text output
- 3. TRACE PDP-11 trace of program tracer itself tracing EDC. (Tracer is
- analysis (1249 lines, single precision).

precision numerical analysis, 840 lines,

- 7. FGO4 FORTRAN Go step, FFT of hole in rotating body. Double-precision FortG.
- 8. CGO1 COBOL Go step, fixed-assets program doing tax transaction selec-
- 9 CGO2 COBOL Go step, "fixed assets: year end tax select."
- 10. CGO3 COBOL Go step, projects depreciation of fixed assets.
- 11. PGO2 PL/I Go step, does CCW anal-
- 12. IEBDG IBM utility that generates debugging. It will create multiple data desired. sets of whatever form and contents are test data that can be used in program
- 13. PGO1 PLI Go step, SMF billing program.
- 14. FCOMP FORTRAN compile of proferential equation (2330 lines) gram that solves Reyholds partial dif-
- 15. CCOMP COBOL compile. 240 lines, accounting report.
- 16. WATEX Execution of a FORTRAN program compiled using the WATFIV torial search routine. compiler. The program is a combina-
- 17. WATFIV FORTRAN compilation using the WATFIV compiler. (Compiles the program whose trace is the WATEX trace.)
- 18. APL Execution of APL program which does plots at a terminal.
- 19. FFT Execution of an FFT program written in ALGOL, compiled using ALGOLW compiler at Stanford.

ACKNOWLEDGMENTS

28429 and MCS-8202591, and by the Department of Energy under contract EY-76-C-03-0515 (with the National Science Foundation under grants MCS77-Stanford Linear Accelerator Center). This research has been partially supported by the

Goodman, Domenico Ferrari, Mark Hill, and of help to me in the preparation of this paper. Matt Bhandarkar helped me to obtain materials describing various machines. George Rossman, Bill Harding, Jim Diethelm, George Rossman, Alan Knowles, and Dileep I would like to thank a number of people who were

THE RESERVE THE PROPERTY OF THE PARTY OF THE

Mac MacDougall provided a number of other useful comments, John Lee generated a number of the traces used for the experiments in this paper from trace data author. the contents of this paper, of course, remains with the available at Amdahl Corporation. Four of the traces were generated by Len Shustek. The responsibility for Doran read and commented upon a draft of this paper. BEAN BAR 72

REFERENCES

	memory for a minicomputer" in Drog	
2000	"Performance evaluation of a cache	
Hora: 7	BADEL, M., AND LEROUDIER, J.	BADE79
	York, N.Y., 1972.	
	(ed.), pp. 227-239, Academic Press, New	
	Performance Evaluation, Freiberger	
	operand traces," in Statistical Computer	
BLOU'-0	tistical quantification of instruction and	
	ARORA, S. R., AND WU, F. L. "Sta-	AROR72
	173.	
	design. Electronics (Jan. 31, 1981), 167-	
	gate arrays speeds 32 bit minicomputer	
BLAZ-0	ARMSTRONG, R. A. Applying CAD to	ARM881
	Res. Dev. 11, 1 (Jan. 1967), 34-53.	
	Floating point execution unit. IBM J.	
	M. The IBM System/360 Model 91:	
BERG'8	SCHMIDT, R. E., AND POWERS, D.	
	ANDERSON, S. F., EARLE, J. G., GOLD-	ANDE67b
	11, I (Jan. 1967), 8-24.	
	instruction handling. IBM J. Res. Dev.	
	360 Model 91: Machine philosophy and	
Berc/6	TOMASULO, R. M. The IBM System/	
	ANDERSON, D. W., SPARACIO, F. J., AND	ANDE67a
	1967), 764-773.	
	IEEE Trans. Comput. TC-16, 6 (Dec.	
	ing systems with memory hierarchies.	
BENE 32	P. Performance evaluation of comput-	
	ANACKER, W., AND WANG, C.	ANACO
	Iowa State Univ., Ames, Iowa, 1978.	
	rep. 78-6, Dep. of Computer Science,	
BEN∺76	plication to microcomputers," Tech.	
	AL-SAYED, H. S. "Cache memory ap-	ALSA/O
	1976), 3707-3708.	
	IBM Tech. Disclosure Bull. 18, 11 (April	
Brill 74	AICHELMANN, F. J. Memory prefetch.	AICH76
	Press, Arlington, Va., pp. 955-964.	
	Tex. June 13-16, 1977), vol. 46, AFIPS	
BEL 6	National Computer Conference (Dallas,	
	processor architecture," in Proc. AFIPS	
	V. "Cache memory systems for multi-	
	AGRAWAL, O. P., AND POHM. A.	Acra77a
BEDE/9		

Reverso	Bri.74	Bels 6	Вере79	Bar: 72 Bean 79
A. Cache memory with prefetching of data by priority. IBM Tech. Disclosure Bull. 18, 12 (May 1976), 4231-4232. HENNEYET B. T. DAMEDING 14 D.:	algorithms for a virtual storage computer. IBM Syst. J. 5, 2 (1966), 78–101. Bella, J., CARASENT, D., AND Bella, C. G. An investigation of alternative cache organizations. IEEE Trans. Comput. TC-23, 4 (April 1974), 346–351. Bennett, B. T., AND FRANACZEK, P.	5 2 4 2	RIDGE, R., Sv. KB. Bias filter memory for filtering out unnecessary interrogntions of eache directories in a multiprocessor system. United States Patent 4,-142,234, Feb. 17, 1979. BEDERMAN, S. Cache management	Barsamian, H., and DeCegama, A. "System design considerations of cache memories," in <i>Proc. IEEE Computer Society Con-</i> 110. New York, pp. 107-110. Bean, B. M., Langston, K., Part-

Сига 75

CHOW75

Cnow76

CENS78

CDC74

CERC, IL. O., AND SOMMERFIELD, A.

CLAR81

Сни76

田のサブドロ

zation. Share Computer M. and Evaluation Newslett (Sept. 1976), 95–97. BERGEY, A. L., JR. Increase throughput by conditioned m prefetching. IBM Tech. Disc. 20, 10 (March 1978), 4103. BLAZEJEWSKI, T. J., DOBRZY	easu er, ed co lemo losu	rem no. mpu ry d ry d re B	ent 39 ata ata M.,	
	r M slett. ease ed m ed m Disc)3.	r Measu sletter, eased co ed memo Disclosuu 33.	r Measurem sletter, no. sletter onpu eased compu ed memory d ed memory d Disclosure B 33.	azation. Share Computer Measurement and Evaluation Newsletter, no. 39 (Sept. 1976), 95-97. BERGEY, A. L., JR. Increased computer throughput by conditioned memory data prefetching. IBM Tech. Disclosure Bull. 20, 10 (March 1978), 4103. BLAZEJEWSKI, T. J., DOBRZYNSKI, S. M.,

Share Computer Measurement Evaluation Newsletter, no. 39

Corr73

CONT68

Borg'9					BoLA: 7
Borgerson, B. R., Godfrey, M. D.,	Dev. 11, 1 (Jan 1967), 54-68.	Model 91: Storage system. IBM J. Res.	SMITH, J. W. The IBM System/360	COTTE, A. V., MESSINA, B. U., AND	BOLAND, L. J., GRANITO, G. D., MAR-

CRAY76

DEC78

Cosc81

CONT69

137-146.	25, 1979), ACM, New York, N.Y., pp.	Symp. Computer Architecture (April 23-	series systems," in Proc. 6th Annual	architecture of the Sperry Univac 1100	HAGERTY, P. E., RYKKEN, T. R. "The	BORGERSON, B. R., GODFREY, M. D.,

BALZ81b

BALZ81a

memory for a minicomputer," in Proc. 4th Int. Symp. on Modelling and Performance Evaluation of Computer Systems (Vienna, Austria, Feb. 1979).

BALZEN, D., GETZLAFF, K. J., HADJU, J., AND KNAUFT, G. Accelerating store in eache operations. IBM Tech. Disclosure Bull. 23, 12 (May 1981), 5428-5429.

BALZEN, D., HADJU, J., AND KNAUFT, G. Preventive cast out operations in cache hierarchies. IBM Tech. Disclosure Bull. 23, 12 (May 1981), 5426-5427.

TEMPLE, J.	CAMPBELL,
۲	٠.
Most recent class used	E., STROHM, W. G., AND

DIET74

DENN72

Denn68

CAMP'55

oriented systems design," in Proc. Spring Jt. Computer Conf., vol. 30,		Prince 2017, 2017
18, 4 (July 1974), 316-327. G1B50N, D. H. "Consideration in block-	Gibs67	behavior," in Proc. Spring Joint Com-
sure Bull. 21, 6 (Nov. 1978), 290. GECSEI, J. Determining hit ratios for multilevel hierarchies. IBM J. Res. Dev.	GECS74	
N.Y., pp. 399-403. FURNEY, R. W. Selection of least recently used slot with bad entry and	Furn78	Document No. EK-MM780-TD-001, First Edition (April 1978), Digital Equip- ment Corp., Maynard, Mass., 1978.
efficient use of buffer storage," in Proc. ACM 1977 Annual Conference (Seattle, Wa., Oct. 16-19, 1977), ACM, New York,		DIGITAL EQUIPMENT CORP. "TB/ Cache/SBI Control Technical Descrip- tion—Vax-11/780 Implementation."
Bull. 21, 2 (July 1978), 649-650. FUKUNAGA, K., AND KASAI, T. "The	Fuxu77	CRAY RESEARCH, INC. Cray's Computer System Reference Manual. Bloomington, Minn., 1976.
Bull. 16, 7 (Dec. 1973), 2140-2141. FAVRE, P., AND KUHNE, R. Fast memory organization. IBM Tech. Disclosure	Favr78	Disclosure Bull. 24, 2 (July 1981), 910- 911.
ENGER, T. A. Paged control store pre- fetch mechanism. IBM Tech. Disclosure	Enge73	(March 1969), 9-13. Coscarella, A. S., and Sellers, F. Coscarella, for nurging TVR IRM Tech.
Dec. 23, 1976, 30-31. Electronics New TI 16-bit machine has on-chin memory. Nov. 3, 1981, 57.	Elec81	CONTI, C. J. Concepts for buffer storage. IEEE Computer Group News 2, 8
computer architecture is way to raise throughput, suggests IBM researchers.		the system/360 Model 85. <i>IBM Syst. J.</i> 7, 1 (1968), 2-21.
TC-27, 5 (May 1978), 404-408. ELECTRONICS MAGAZINE Altering	FireC76	Conti, C. J. Gisson, D. H., and Pit-
EASTON, M. C. Computation of cold start miss ratios. IEEE Trans. Comput.	EAST78	J. Operating Systems Theory. Prentice-Hall Englewood Cliffs, N.J., 1973.
tiprogramming performance," IBM Res. Rep. RC 5715. Nov., 1975.		the VAX-11/780. To appear in ACM Trans. Comp. Syst. 1, 1 (Feb. 1983).
EASTON, M. C., AND FAGIN, R. "Cold-	EAST75	CLARK, D. W. Cache performance in
April, 1982), ACM, New York, N.Y., 1982, pp. 292-308.		Trans. Comput. TC-30, 10 (Oct. 1981),
processors," in Proc. 9th Annual Symp. Computer Architecture (Austin, Texas,		K. A. The memory system of a high
Dubois, M., and Briggs, F. A. "Effects of cache concurrency in multi-	D иво82	Computer 9, 11 (Nov. 1976), 29-38.
IBM Tech. Disclosure Bull. 22, 11 (April 1980), 5183-5186.		H. Program behavior and the page
T. R., AND SHEDLETSKY, J. J. Split cache with variable interleave boundary.		(Feb. 1976), 157-164.
Bull. 24, 1A (June 1981), 26-27. Driscoll, G. C., Matick, R. E., Puzak,	Dris80	
via main storage controls and intercache transfer controls, IBM Tech. Disclosure		3163-3166. Сноw. С. K. Determination of cache's
SITLER, W. H. Attached processor simultaneous data searching and transfer		capacity of a cache memory. IBM Tech. Disclosure Bull. 17, 10 (March 1975).
Bull. 23, 12 (May 1981), 5329-5331. Drimak, E. G., Dutton, P. F., and	Drim81b	Bull. 17, 11 (April 1975), 3161-3163. Chow, C. K. Determining the optimum
processor locking with a bypass for chan- nel references. IBM Tech. Disclosure		of LRU hardware for a 4-way set-associative memory. IBM Tech. Disclosure
DRIMAK, E. G., DUTTON, P. F., HICKS, G. L., AND SITLER, W. R. Multi-	Drim81 a	multicache systems. IEEE Trans. Comput. TC-27, 12 (Dec. 1978), 1112-1118.
erating Systems (Pulo Alto, Calif., March 1-3, 1982), ACM, New York,		CKNSIER, L., AND FKAUTRIER, P. A CENSIER, L. AND FKAUTRIER, P. A new solution to coherence problems in
tree: The C machine stack cache, in Proc. Symp. on Architectural Support for Programming Languages and Op-		CONTROL DATA CORP. Control Data 6000 Series Computer Systems Refer-
memory," Tech. Info. Notepad I-114, Honeywell, Phoenix, Ariz., April, 1974. Drrzel, D. R. "Register allocation for	D17282	search algorithm for a memory cache. IBM Tech. Disclosure Bull. 18, 10 (March 1976), 3307-3308.

Clar82

0 316	Cache Memories • 525 memory," Tech. Info. Notepad I-114, Honeywell, Phoenix, Ariz., April, 1974. Dirzel, D. R. "Register allocation for free: The C machine stack cache." in Proc. Symp. on Architectural Support for Programming Languages and Operating Systems (Pho Alto, Call), March 1-3, 1982), ACM, New York, N.Y., 1982. DRMAK, E. G., DUTTON, P. F., HICKS, G. L., AND SITLER, W. R. Multiprocessor locking with a bypass for channel references, IBM Tech. Disclosure Bull. 23, 12 (May 1981), 5729-5331. DRMAK, E. G., DUTTON, P. F., AND SITLER, W. R. Attached processor simultaneous data searching and transfer via main storage controls and intereache transfer controls. IBM Tech. Disclosure Bull. 24, 1A (June 1981), 25-27. DRISCOLA, G. C., MATICK, R. E., PUZAK, T. B. STELLER, W. R. ST
	DRIMAN, E. C., DOLLOS, J. F. L. INCOS. G. L., AND STLER, W. R. Multi- processor locking with a bypass for chan- nel references. IBM Tech. Disclosure Bull. 23, 12 (May 1981), 5329-5331. DRIMAK, E. G., DUTTON, P. F., ANT SITLER, W. R. Attached processor si multaneous data searching and transfer
	transfer controls. IBM Tech. Disclosure Iransfer Controls. IBM Tech. Disclosure IBH1, 26–27. DRISCOLL, G. C., MATICK, R. E., PUZAK, T. R., AND SHEDLETSKY, J. J. Split cache with variable interleave boundary. IBM Tech. Disclosure Bull. 22, 11 (April 1990, 5183–5186.
82	[1980], 5183-5186. Dunois, M., AND BRIGGS, F. A. "Effects of cache concurrency in multiprocessors," in <i>Proc. 9th Annual Symp. Computer Architecture</i> (Austin, Texas, April, 1982), ACM, New York, N.Y., 1982, pp. 292-208.
75	1982, pp. 282-208. EASTON, M. C., AND FAGIN, R. "Cold-start vs. warm-start miss ratios and multiprogramming performance," IBM Res. Rep. RC 5715, Nov., 1975.
78 76	EASTON, M. C. Computation of cold start miss ratios. IEEE Trans. Comput. TC-27, 5 (May 1978), 404-408. ELECTRONICS MAGAZINE Altering computer architecture is way to raise throughput, suggests IBM researchers. The. 23, 1976, 30-31.
81	ELECTRONICS New TI 16-bit machin has on-chip memory. Nov. 3, 1981, 57. ENGER, T. A. Paged control store pro
178	fetch mechanism. IBM Tech. Disclosus Bull. 16, 7 (Dec. 1973), 2140-2141. FAVRE, P., AND KUHNE, R. Fast men
377	ory organization. IBM Tech. Disclosure Bull. 21, 2 (July 1978), 649-650. FUKUNAGA, K., AND KASAI, T. "The efficient use of buffer storage," in Proc. ACM 1977 Annual Conference (Seattle, Wa., Oct. 16-19, 1977), ACM, New York, N. V. C. 200. 100

MORNIS, 12, AND IBBELL, IV. IV. THE	MONA	"Statistical analysis of program refer-		cache data arrays with data stored by	
87-1895.	16	Source unknown, 1980, pp. 43-54.	I m71		Jone76
ronto Computer Centre," in Share 44 Proc. (Los Angeles, Calif., March, 1975).		LEHMANN, A. Performance evaluation and prediction of storage hierarchies.	LE M80	11, 1981, 119-127.	
×		391-407.		Johnson, R. C. Microsystems exploit	John81
Va., 1970, pp. 33-43. Milannie G. ann Mikkon R. "VS2-	M11.475	essors," in Digital Memory and Storage, Springer-Verlag, New York, 1978, pp.		keepsie, N.Y., 1982.	
ference, vol. 37, AFIPS Press, Arlington,		minicomputer systems with several proc-		IBM "IBM 3081 Functional character-	IBM82
MEADE, R. M. "On memory system de-	Mead70	LEHMAN, A., AND SCHMID, D. "The	LEUM78	(PSCF)," vol. 4, IBM, Poughkeepsie, N.Y., 1978.	
Laboratory, Sept., 1977.		1982.		Processor Storage Control Function	
applications: The S-1 Processor," Tech.		and branch target buffer design," Tech.		IBM "3033 Processor Complex, The-	IBM78
technology base development for navy		"Analysis of branch prediction strategies		sie, N.Y., 1975.	
McWilliams, T., Widdors, L. C., and	McW177	1980), 3331-3333.	LE 82	tion (PSCF)," vol. 4, IBM, Poughkeen-	
New York, N.Y., pp. 57-62.		Tech. Disclosure Bull. 22, 8A (Jan.		Theory of Operation/Diagrams Man-	
essor," in Proc. 4th Annual Symp. Com- nuter Architecture (March 1977) ACM		solution to the synonym problem. IRM	TE::00	IBM "IBM System/370 Model 168	IBM75
to use a symmetrical multi-micro-proc-		(Nov. 1969), 1062-1064.		tics," Form GA22-6943-2 (Nov. 1971),	
Mazare, G. "A few examples of how	Maza77	ory. IEEE Trans. Comput. TC-18, 11	TIE : 100	370 Model 195 Functional characteris-	
techniques for storage hierarchies. IBM		I E. E. St. J. of "last and "	1 1 20	20, 3 (Aug. 1977), 227-231.	IBM71
R., AND TRAIGER, I. L. Evaluation	MATTA	1980), ACM, New York, N.Y., pp. 146-		A. The MU5 name store. Comput. J.	!
MAG-7, 4 (Dec. 1971), 814-819.	3	sonal computer," in Proc. 7th Annual		Inne. Comput. J. 15, 1 (Jan. 1972), 42-50.	Inn#77
level memories. IEEE Trans Magnetics	200111	processor for a high-performance per-		IBBET, R. The MU5 instruction pipe-	IBBE72
	M71	I AMPSON B W AND DIED W A "A	1	(Jan. 1981), 3912.	
gorithm. IBM Tech. Disclosure Bull. 19,		ily's reach. Electronics, Feb. 24, 1981,		avoidance under operating system con-	
stack operation circuit for the LRU al-	MAKO	Fast on-chip memory extends 16 bit fain-			
-	MARTI76	LAPPITTE D. S. AND GITTLAG K M	L/ F81	HOEVEL, L. W., AND VOLDMAN, J.	Hogv81b
matrix. IBM Tech. Disclosure Bull. 17,		tems Laboratory, Stanford Univ., Stan-		Tech. Disclosure Bull. 23, 8 (Jan. 1981),	
ment algorithm in terms of the reference	• MARU/S	Tech. Rep. (unpubl.), Computer Sys-		tion of operating system behavior. IBM	
	M	RUMAR, B. "A model of spatial locality	N NA/9	prefetching driven by houristic estima-	
growth function model," Tech. Rep.		87.			Hogysla
MacDougall, M. II. "The stack	MAcD79	14, 1981), ACM, New York, N.Y., pp. 81-			:
Channel DAT with pin bits, IBM Tech.		chitecture (Minneanolis Minn May 19		cache size," Tech, Rep. PN 820-420-700A	
LUDLOW, D. M., AND MOORE, B. B.	Ludt.77	fetch/prefetch cache organization," in		RAYMOND, W. J. "Empirical estima-	
Bull. 25, 1 (June 1982), 110-111.		KROFT, D. "Lockup-free instruction	KROF81	HARDING, W. J., MACDOUGALL, M. H.,	Hard80
facility for l		inhibit mechanism. IBM Tech. Disclo-		Univ. Dec. 1975	
AND YAMOUR, J. Conditional cache	10000	M. Demand driven instruction fetching		Memory Hierarchies and Their Perform-	
I can I I Danze I S Secure II E	T 06089	GILVRAY R. I. AND TOMASHIO R	KONESO	Harding, W. J. "Hardware Controlled	HARD75
Disclosure Bull. 25, 1 (June 1982), 54-		Amdahl Corp.		Stanford Univ., Stanford, Calif., Jan.,	
tion of XI-s-nsitivity in tightly coupled		Ben. PN 820413-7004 (Ang. 8, 1980)		161, Computer Systems Laboratory	
Lru, L. Cache-splitting with informa-	Liu82	Ковауаян, М. "An algorithm to mea-	К∙зь80	HAILPERN, B., AND HITSON, B. "S-1	Hail.79
Syst. J. 7. 1 (1968). 15-21.		Computer 6, 3 (March 1973), 30-36.		J. Res. Dev. 26, 1 (Jan. 1982), 12-21.	1
LIPTAY, J. S. Structural aspects of the	LIPT68	Cacha-based computer systems INTEL	A. PL/3	considerations and design process /RM	
News 9, 5 (Aug. 1981), 6-13.		closure Bull. 20, 1 (June 1977), 297-298.	;	GUSTAFSON, R. N., AND SPARACIO, F.	Gust82
microprocessors Computer Architecture	PINDAL	Pretest lookaside buffer. IBM Tech. Dis-		MAC Tech. Rep. MAC-TR-127, 1974.	
Res. Dev. 17, 2 (March 1973), 86-100.		296.	ic (#77).	the multics virtual mamory." Project	
œ		Disclosure Bull. 20, 1 (June 1977), 295-		GREENBERG, B. S. "An experimental	GREE74
S. Empirically derived micro models	LEWI/3	for multiprocessing system. IBM Tech.		20, 2 (July 1977), 696–697.	
ference, IEEE, New York, N.Y., 1971.		JONES, J. D., AND JUNOD, D. M. Cache	Јсяв77а	ing method IRM Tech Disclosure Bull	GIND77
in Proc. IEEE Computer Society Con-		other Cr Us. IBM Tech. Disclosure Bull. 19, 2 (July 1976), 594-596.	•	1967, pp. 75–80.	
				Thompson Books Washington D.O.	
				· A. J. Smith	526

Land81		Lewi73	
Lindsay, D. C. Cache memories for	S. Empirically derived micro models for sequences of page exceptions. IBM J.	ference, IEEE, New York, N.Y., 1971. Lewis, P. A. W., and Shedler, G.	ence patterns in a paging environment," in Proc. IEEE Computer Society Con-
NGAISZ		NGA181	

PEUT77

Роим73

Powe77

Radi82

Rama81

> Shadow directory for attached processor system. IBM Tech. Disclosure Bull. 23, NGAI, C. H., AND WASSEL, E. R. MU5 Computer System. Springer-Verlag, New York, 1979.

NGAI, C. H., AND WASSEL, E. R. Two-level DLAT hierarchy, IBM Tech. Disclosure Bull. 24, 9 (Feb. 1982), 4714-8 (Jan. 1981), 3667-3668.

random access memory system with CCD-SR and MOS RAM on a chip. 1977.
Olhert, A. G. Fast DLAT load for V Bull. 22, 4 (Sept. 1979), 1434.
Perkins, D. R. "The Design and Man-Ohno, N., and Hakozaki, K. R translations. IBM Tech. Disclosure Pseudo

Olbe79

OHNO77

Perk80

Calif., 1980. agement of Predictive Caches." lissertation, Univ. of Calif., San Diego, Ph.D.

instruction timing model of CPU per-formance," in *Proc. 4th Annual Symp.* Computer Architecture (March 1977), ACM, New York, N.Y., pp. 165-178.
Pohm, A. V., Agrawal, O. P., Cheng, Peuto, B. L., and Shustek, L. J. "An

flexible buffered memory system. IEEE
Trans. Magneties MAG-9, 3 (Sept. C.-W., AND SHIMP, A. C. An efficient

cache technique for bus oriented multi-processor systems," in Proc. Compcon82 TEEE 63, 8 (Aug. 1975), pp. 1129-1135. Ронм, A. V., and Agrawal, O. P. "A POHM, A. V., AGRAWAL, O. P., AND MON-ROE, R. N. "The cost and performance (San Francisco, Calif., Feb. 1982), IEEE, New York, pp. 62-66. tradeoffs of buffered memories," in Proc.

Ронм82

Ронм75

R. Reducing cache misses in a branch history table machine. IBM Tech. Dis-Pomerene, J. H., and Rechtschaffen,

Ром Е80а

PomE80b buffer. IBM Tech. Disclosure Bull. 22, POMERENE, J. H., AND RECHTSCHAFFEN, R. N. Base/displacement lookahead closure Bull. 23, 2 (July 1980), 853.

POWELL, M. L. "The DEMOS File system," in Proc. 8th Symp. on Operating Systems Principles (West LaFayette, Ind., Nov. 16-18, 1977), ACM, New York, N.Y., pp. 33-42.

RADIN, G. M. "The 801 minicompu-

and Operating Systems (Palo Alto, Calif., March 1-3, 1982), ACM, New York, N.Y., pp. 39-47. ter," in Proc. Symp. on Architectural Support for Programming Languages

memory. Inf. Process. Lett. 13, 1 (Oct. tion for machines with a large virtual RAMAMOHANARAO, K., AND SACKS-DAVIS, R. Hardware address transla-1981), 23-29.

RAU, B. R. "Sequential prefetch strategies for instructions and data," Digital

RAU76

Mary and a separation of

Stev81	Spar78	Snow78	SMIT79	Smrt78d	Smit78c	Smit78b	SMIT78a	SLUT72	SHED76	Schr71	Saty81	Ross79	R1877	Reil82
Disclosure Bull. 21, 6 (Nov. 1978), 2468- 2469. STEVENSON, D. "Virtual memory on the Z8003." in Proc. IEEE Componen	University, Pittsburgh, Pa. Spanacro, F. J. Data processing system with second level cache. <i>IBM Tech</i> .	SNOW, E. A., AND SIEWIGREK, D. P. "Impact of implementation design tradeoffs on performance: The PDP-11, A case study," Dep. of Computer Science Report (Feb. 1978), Carnegie-Mellon	SMITH, A. J. Characterizing the storage process and its effect on the update of main memory by write-through. <i>J. ACM</i> 26, 1 (Jan. 1979), 6-27.	233-241. SMITH, A. J. Bibliography on paging and related topics. Operating Systems Review 12, 4 (Oct. 1978), 39-56.	SMITH, A. J. Sequentiality and pre- fetching in database systems. ACM Trans. Database Syst. 3, 3 (Sept. 1978),	SMITH, A. J. Sequential program prefetching in memory hierarchies. <i>IEEE Computer</i> 11, 12 (Dec. 1978), 7-21.	SMITH, A. J. A comparative study of set associative memory mapping algorithms and their use for cache and main memory. <i>IEEE Trans. Softw. Eng. SE-4</i> , 2 (March 1978), 121-130.	(Sept. 197b), 500-517. SLUTZ, D. R., AND TRAIGER, I. L. "Evaluation techniques for cache memory hierarchies," IBM Res. Rep. RJ 1045, May, 1972.	Mass.), pp. 227-245. Shedler, G. S., and Slutz, D. R. Derivation of miss ratios for merged access streams. IBM J. Res. Dev. 20, 5	Computer (Do., 1981), 103-111. SCHROEDER, M. D. "Performance of the GE-645 associative memory while multics is in operation," in Proc. 1971 Conference on Computer Performance Evaluation (Harvard Univ., Cambridge,	of demand paging performance, Commun. ACM 17, 4 (April 1974), 181–186. SATYANARAYANAN, M., AND BHANDAR-KAR, D. Design trade-offs in VAX-II translation buffer grantization. IEEE	1977), 2509-2510. Rosswan, G. Private communication. Palyn Associates, San Jose, Calif., 1979. Saltzer, J. H. "A simple linear model	the IBM 3081. IBM J. Res. Dev. 26, 1 (Jan. 1982), 22-29. Ris, F. N., AND WARREN, H. S., JR. Read-constant control line to cache. IBM Tech. Disclosure Bull. 20, 6 (Nov.	systems laboratory tech. rep. 131 (1976), Stanford Univ., Stanford, Calif. REILLY, J., SUTTON, A., NASSER, R., AND GRISCOM. R. Processor controller for
Assra77b		A K1.79	A 81.75		Zoln81	Y:74.75		Y N81	₩:\ND73 Y.\mo80	W:Lx71	1нак /8 1 ма67	3	Tang76	S1:1276
AGRAWAL, O. P., ZINGG, R. J., POHM, A. V. "Applicability of 'cache' memories to dedicated multiprocessor systems," in Proc. IEEE Computer Society Conference.	2 5 0	s of cache store behavior i minicomputer environne s Letters 11, 24 (Nov. 1978). B. D. "A bit-slice cache c	BIBLIOGRAPHY ACKLAND, B. D. AND PUCKNELL, D.	Proc. IEEE Compcon (San Francisco, Calif., Feb. 1981), IEEE, New York, pp. 358-361.	uation, Selected Papers from the Share Project, vol. III, pp. 595-606, 1975. ZOLNOWSKY, J. "Philosophy of the MC68451 memory management unit," in	N.Y., pp. 89-105. YUVAL, A. "165/HSB analysis," Share Inc., Computer Measurement and Eval-	multiprocessor cache organizations with alternative main memory update policies," in <i>Proc. 8th Annual Symp. Computer Architecture</i> (Minneapolis, Minn., May 12-14, 1981), ACM, New York,	time and variable data part width. IBM Tech. Disclosure Bull. 23, 7B (Dec. 1980), 3461-3463. YEN, W. C., AND PU, K. S. "Analysis of	WINDER, R. O. A data base for computer performance evaluation. <i>IEEE Computer</i> 6 , 3 (March 1973), 25-29. YAMOUR, Jode/even interleacher ovel with cating I bechure a gray cost ovel	rithm for exploiting multiple arithmetic units. IBM J. Res. Dev. 11, 1 (Jan. 1967), 25-33. WILKES, M. V. Slave memories and segmentation. IEEE Trans. Comput. (June 1971), 674-675.	I HAKAK, S. S. Investigation of Buffer Store Organization." Master's of ser-ence thesis, Victoria University of Manchester, England, October, 1978. Tomasulo, R. M. An efficient algo-	tem," in Proc. AFIPS National Com- puter Conference (New York City, New York, June 7-10, 1976), vol. 45, AFIPS Press, Arlington, Va., pp. 749-753.	Annual Symp. Computer Architecture (Jan. 19-21, 1976), ACM. New York, N.Y., pp. 155-158. TANG, C. K. "Cache system design in the tightly coupled multiprocessor systems."	(San Francisco, Calif., Feb. 1981), pp. 355-357. STRECKER, W. D. "Cache memories for PDP-11 family computers," in <i>Proc. 3rd</i>
			=					•						

B1.0061	l	Amda76 Bell71	
BLOOM, L., COHEN, M., AND FURTER, S. "Considerations in the design of a computer with high logic-to-memory speed ratio," in <i>Proc. Gigacycle Computing Systems</i> (Jan. 1962), AIEE Speputing Systems (Jan. 1962),	plementation of a buffer memory in minicomputers. Comput. Des. 10, (Nov. 1971), 83–89.	AMDAHL CORP. 470V/6 Machine Reference Manual. 1976. Bell, C. G., and Casasent, D. Im-	ence (San Francisco, Calif., Spring 1977), IEEE, New York, pp. 74-76.
IBM70	Hrus81	Horr81	

		Burc81		Borg81
Sept. 14-16, 1981), ACM, New York, N.Y., 181-190.	Conf. on Measurement and Modeling of Computer Systems (Las Vegas, Nev.,	Briggs, F. A., and Dubois, M. "Performance of cache-based multiprocessors," in <i>Proc. ACM/SIGMETRICS</i>	level languages," Tech. Rep. 81-08-04. Dep. of Computer Science, Univ. of Wushington, Seuttle, Wa., 1981.	cial Publication S-136, pp. 53-63. Borgward, P. A. "Cache structures hased on the execution stack for high
	Knok69	Knep79	Irzu73	

		-		CAPO81				CANN81	
20 10 11 10011 1100 1100	channels. IBM Tech. Disclosure Bull.	W. Dynamic address translator for I/O	LER, A. R., AND MESCHI, J.	CAPOWSKI, R. S., DEVEER, J. A., HEL-	2 (July 1981), 1184-1186.	erations. IBM Tech. Disclosure Bull. 24,	HERMANN, B. D. Storage protect op-	CANNON, J. W., GRIMES, D. W., AND	14. 1., 101-100.
				LANG/5	•		Koro/6		

LEECO	D. Decond group of their Total interimies	
08441	B Sound From of IBM 4341 machines	
	Cordero, H., and Chambers, J.	
	Bull. 22, 6 (Nov. 1979), 2317-2318.	
	essor registers. IBM Tech. Disclosure	
	AND ULLAND, H. Cache resident proc-	
LARNO	Caspers, P. G., Faix, M., Goetze, V.,	-
•	23, 12 (May 1981), 5503-5508.	

CASP79

Madd81	ment, Univ. of Calif., Berkeley, Calif., Sept., 1979.	
Lori80	X-tree high speed memory buffers." Master's of science project report, Computer Science Division, EECS Depart-	
	ELLER, J. E., III "Cache design and the	•
	1981), 149–152.	
	outdoes the first. Electronics (April 7,	

ELLE79

CORD81

FARM81					FAR180
FARMER, D. Comparing the 4341 and	1980), 143-154.	memory. IBM J. Res. Dev. 24, 2 (March	design of a Josephson technology cache	MAKIS, E. A., AND ZAPPE, H. H. Basic	FARIS, S. M., HENKELS, W. H., VALSA-

}				E79	
1999-2000.	Tech. Disc. Bull. 22, 5 (Octo. 1979),	controls with high speed buffer. IBM	E. Interleaved multiple speed memory	FERETICH, R. A., AND SACHAR, H.	M80/42. Computerworld, Feb. 9, 1981.

MEAD71

FERI FAR

HEST78	Garc78
(April 1978), 4832–4833. Hester, R. L., and Moyer, J. T. Split	Garcia, L. C. Instruction buffer design. IBM Tech. Disclosure Bull. 20, 11b

cycle for a shared data buffer array. IBM Tech. Disclosure Bull. 21, 6 (Nov. 1978),

HOFFMAN, R. L., MITCHELL, G. R., AND SOLTIS, F. G. Reference and change bit recording. IBM Tech. Disclosure Bull. HRUSTICH, J., AND SITLER, W. R. Cache reconfiguration. IBM Tech. Disclosure Bull. 23, 9 (Feb. 1981), 4117-23, 12 (May 1981), 5516-5519.

IBM "IBM field engineering theory of operation, System/360, Model 195 storage control unit buffer storage," first edition (Aug. 1970), IBM, Poughkeepsie,

IIZUKA, H., AND TERU, T. Cache memory simulation by a new method of address pattern generation. J. IIISJ 14, 9 (1973), 669-676.

KNEPPER, R. W. Cache bit selection circuit. IBM Tech. Disclosure Bull. 22, 1 (June 1979), 142-143.
KNOKE, P. "An analysis of buffered memories," in Proc. 2nd Hawaii Inc. Conference of the 1960. Conf. on System Sciences (Jan. 1969),

pp. 397-400.

Korox, A. "Legure notes for CS252," course notes (Spring 1976), Univ. of Calif., Berkeley, Calif., 1976.

LANGE, R. E., DIETHELM, M. A., ISH-MAPL, P. C. Cache memory store in a processor of a data processing system. United States Patent 3,896,419, July, 1975.

LARNER, R. A., LASSETTRE, E. R., MOORE, B. B., AND STRICKLAND, J. MOORE, Channel DAT and page pinning for block unit transfers. *IBM Tech. Disclosure Bull.* 23, 2 (July 1880), 704–705.

LEE, P. A., GHANI, N., AND HERON, K. A recovery cache for the PDP-11. IEEE Trans. Comput. TC-29, 6 (June 1980), 546-549.

MADDOCK, R. F., MARKS, B. L., MIN-SHULL, J. F., AND PINNELL, M. C. Hardware address relocation for variable length sements. *IBM Tech. Disclosure Bull.* 23, 11 (April 1881), LORIN, H., AND GOLDSTEIN, B. "An inversion of the memory hierarchy," IBM Res. Rep. RC 8171, March, 1980. 5186-5187.

MATHIS, J. R., MAYFIELD, M. J., AND ROWLAND, R. E. Reference associative cache mapping. IBM Tech. Disclosure Bull. 23, 9 (Feb. 1981), 3969-3971.

Мати81

MEADE, R. M. Design approaches for cache memory control. Comput. Des. 10, 1 (Jan. 1971), 87–93.

MERRIL, B. 370/168 cache memory performance. Share Computer Measurement and Evaluation Newsletter, no. 26 (July 1974), 98-101.

Rao75	NGA180	NAKA74	Moor80
RAO, G. S. "Performance analysis of cache memories," Digital Systems Laboratory Tech. Rep. 110 (Aug. 1975).	Ngai, C. H., and Sitler, W. R. Two- bit DLAT LRU algorithm. <i>IBM Tech.</i> <i>Disclosure Bull.</i> 22 , 10 (March 1980), 4488-4490.	NAKAMURA, T., HAGIWARA, H., KING-GAWE, H., AND KANAZAWE, M. Simulation of a computer system with buffer memory. J. IPSJ 15, 1 (1974), 26–33.	MOORE, B. B., RODELL, J. T., SUTTON, A. J., AND VOWELL, J. D. Vary storage physical on/off line in a non-store-through each system. <i>IBM Tech. Discherge Ball</i> 93, 71 (17), 1430A, 170.
	Vol.D81a	Тв ъ77	Тиак82

oratory Tech. Rep. 110 (Aug. 1975), Stanford Univ., Stanford, Calif.
RECHTSCHAFFEN, R. N. Using a branch history table to prefetch eache lines. IBM Tech. Disclosure Bull. 22, 12 (May 1980), 5539.
SCHUENEMANN, C. Fast address trans-WILK65 Vor.p81b

RECH80

Scнυ78

Received December 1979; final revision accepted January 1982.

Thedennick, H. L., AND WEICH, T. A. "High-speed buffering for variable length aperands," in *Proc. 4th Annual Symp. Computer Architecture* (March 1977), ACM, New York, N.Y., pp. 205-210. lation in systems using virtual addresses and a cache memory. IBM Tech. Disclosure Bull. 21, 2 (Jan. 1978), 663-664.
Threewirr, B. A VISI approach to eache memory. Comput. Des. (Jan. 1982), 169-173.

VOLDMAN, J., AND HOEVEL, L. W. "The fourier cache connection," in Proc. IEEE Comport (San Francisco, Calif., Feb. 1981), IEEE, New York, pp. 34-354.

VOLDMAN, J., AND HOEVEL, L. W. The software-cache connection. IBM J. Res. Dev. 28, 6 (Nov. 1981), 877-893.

WILKES, M. V. Slavo memories and dynamic storage allocation. IEEE Trans. Comput, TC-14, 2 (April 1965), 270-271.