

**Lecture 27 –
 Single-Cycle CPU Control**



2006-11-01


Lecturer SOE Dan Garcia

www.cs.berkeley.edu/~ddgarcia

Wireless High Definition? ⇒
 Several companies will be working on a “WirelessHD” standard, which will allow HD output devices like laptops, DVD players, video cameras and video games to send HD content @ 5 GB/s!


An Abstract View of the Critical Path

Critical Path (Load Instruction) =
 Delay clock through PC (FFs) +
 Instruction Memory’s Access Time +
 Register File’s Access Time, +
 ALU to Perform a 32-bit Add +
 Data Memory Access Time +
 Stable Time for Register File Write




Summary: A Single Cycle Datapath

• We have everything except **control signals**




Recap: Meaning of the Control Signals

- **nPC_sel**: “+4” 0 ⇒ PC ← PC + 4
 “br” 1 ⇒ PC ← PC + 4 + {SignExt(Imm16), 00}
- Later in lecture: higher-level connection between mux and branch condition




Recap: Meaning of the Control Signals

- **ExtOp**: “zero”, “sign”
- **ALUSrc**: 0 ⇒ regB; 1 ⇒ imm
- **ALUctr**: “ADD”, “SUB”, “OR”
- **MemWr**: 1 ⇒ write memory
- **MemtoReg**: 0 ⇒ ALU; 1 ⇒ Mem
- **RegDst**: 0 ⇒ “rt”; 1 ⇒ “rd”
- **RegWr**: 1 ⇒ write register



RTL: The Add Instruction




add rd, rs, rt

- **MEM[PC]** Fetch the instruction from memory
- **R[rd] = R[rs] + R[rt]** The actual operation
- **PC = PC + 4** Calculate the next instruction’s address


Instruction Fetch Unit at the Beginning of Add

- Fetch the instruction from Instruction memory: Instruction = MEM[PC]
- same for all instructions




The Single Cycle Datapath during Add

$$R[rd] = R[rs] + R[rt]$$




Instruction Fetch Unit at the End of Add

- PC = PC + 4
- This is the same for all instructions except: Branch and Jump




Single Cycle Datapath during Or Immediate?

$$R[rt] = R[rs] \text{ OR } \text{ZeroExt}[Imm16]$$




Single Cycle Datapath during Or Immediate?

$$R[rt] = R[rs] \text{ OR } \text{ZeroExt}[Imm16]$$




The Single Cycle Datapath during Load?

$$R[rt] = \text{Data Memory} \{R[rs] + \text{SignExt}[Imm16]\}$$




The Single Cycle Datapath during Load

- $R[rt] = \text{Data Memory}\{R[rs] + \text{SignExt}[imm16]\}$




The Single Cycle Datapath during Store?

- $\text{Data Memory}\{R[rs] + \text{SignExt}[imm16]\} = R[rt]$




The Single Cycle Datapath during Store

- $\text{Data Memory}\{R[rs] + \text{SignExt}[imm16]\} = R[rt]$




The Single Cycle Datapath during Branch?

- if $(R[rs] - R[rt]) == 0$ then Zero = 1 ; else Zero = 0




The Single Cycle Datapath during Branch

- if $(R[rs] - R[rt]) == 0$ then Zero = 1 ; else Zero = 0




Instruction Fetch Unit at the End of Branch

- if $(\text{Zero} == 1)$ then $\text{PC} = \text{PC} + 4 + \text{SignExt}[imm16]*4$; else $\text{PC} = \text{PC} + 4$



Step 4: Given Datapath: RTL -> Control



CS61C L27 Single Cycle CPU Control (21)

Garcia, Fall 2006 © UCB

A Summary of the Control Signals (1/2)

inst Register Transfer

add $R[rd] \leftarrow R[rs] + R[rt]$; $PC \leftarrow PC + 4$
 $ALUSrc = RegB, ALUctr = "ADD", RegDst = rd, RegWr, nPC_sel = "+4"$

sub $R[rd] \leftarrow R[rs] - R[rt]$; $PC \leftarrow PC + 4$
 $ALUSrc = RegB, ALUctr = "SUB", RegDst = rd, RegWr, nPC_sel = "+4"$

ori $R[rt] \leftarrow R[rs] + zero_ext(Imm16)$; $PC \leftarrow PC + 4$
 $ALUSrc = Im, Extop = "Z", ALUctr = "OR", RegDst = rt, RegWr, nPC_sel = "+4"$

lw $R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)]$; $PC \leftarrow PC + 4$
 $ALUSrc = Im, Extop = "sn", ALUctr = "ADD", MemtoReg, RegDst = rt, RegWr, nPC_sel = "+4"$

sw $MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rs]$; $PC \leftarrow PC + 4$
 $ALUSrc = Im, Extop = "sn", ALUctr = "ADD", MemWr, nPC_sel = "+4"$

beq if ($R[rs] == R[rt]$) then $PC \leftarrow PC + sign_ext(Imm16) \parallel 00$ else $PC \leftarrow PC + 4$
 $nPC_sel = "br", ALUctr = "SUB"$



CS61C L27 Single Cycle CPU Control (22)

Garcia, Fall 2006 © UCB

A Summary of the Control Signals (2/2)

See Appendix A

func	10 0000	10 0010	We Don't Care :-)				00 0100	00 0010
op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010	
	add	sub	ori	lw	sw	beq	jump	
RegDst	1	1	0	0	x	x	x	
ALUSrc	0	0	1	1	1	0	x	
MemtoReg	0	0	0	1	x	x	x	
RegWrite	1	1	1	1	0	0	0	
MemWrite	0	0	0	0	1	0	0	
nPCsel	0	0	0	0	0	1	0	
Jump	0	0	0	0	0	0	1	
ExtOp	x	x	0	1	1	x	x	
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	xxx	

R-type: op (31-26) rs (21) rt (16) rd (11) $shamt$ (6) $func$ (0) add, sub

I-type: op (31-26) rs (21) rt (16) $immediate$ (11-0) ori, lw, sw, beq

J-type: op (31-26) $target\ address$ (21-0) jump



CS61C L27 Single Cycle CPU Control (23)

Garcia, Fall 2006 © UCB

Boolean Expressions for Controller

RegDst = add + sub
 ALUSrc = ori + lw + sw
 MemtoReg = lw
 RegWrite = add + sub + ori + lw
 MemWrite = sw
 nPCsel = beq
 Jump = jump
 ExtOp = lw + sw
 ALUctr[0] = sub + beq (assume ALUctr is 0 ADD, 01: SUB, 10: OR)
 ALUctr[1] = or

where,

$rtype = \sim op_2 * \sim op_4 * \sim op_3 * \sim op_2 * \sim op_1 * \sim op_0$
 $ori = \sim op_2 * \sim op_4 * op_3 * op_2 * \sim op_1 * op_0$
 $lw = op_2 * \sim op_4 * \sim op_3 * \sim op_2 * op_1 * op_0$
 $sw = op_2 * \sim op_4 * op_3 * \sim op_2 * op_1 * op_0$
 $beq = \sim op_2 * \sim op_4 * \sim op_3 * op_2 * \sim op_1 * \sim op_0$
 $jump = \sim op_2 * \sim op_4 * \sim op_3 * \sim op_2 * op_1 * \sim op_0$

How do we implement this in gates?


$add = rtype * func_2 * \sim func_1 * \sim func_3 * \sim func_2 * \sim func_1 * \sim func_0$
 $sub = rtype * func_2 * \sim func_1 * \sim func_3 * \sim func_2 * func_1 * \sim func_0$



CS61C L27 Single Cycle CPU Control (24)

Garcia, Fall 2006 © UCB

Controller Implementation




CS61C L27 Single Cycle CPU Control (25)

Garcia, Fall 2006 © UCB

Summary: Single-cycle Processor

- 5 steps to design a processor
 - Analyze instruction set => datapath requirements
 - Select set of datapath components & establish clock methodology
 - Assemble datapath meeting the requirements
 - Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 - Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits



CS61C L27 Single Cycle CPU Control (27)

Garcia, Fall 2006 © UCB