

# UC Berkeley CS61C : Machine Structures

## Lecture 27 – Single-Cycle CPU Control

2006-11-01




Lecturer SOE Dan Garcia


[www.cs.berkeley.edu/~ddgarcia](http://www.cs.berkeley.edu/~ddgarcia)

**Wireless High Definition? ⇒**


Several companies will be working on a “WirelessHD” standard, which will allow HD output devices like laptops, DVD players, video cameras and video games to send HD content @ 5 GB/s!



# Putting it All Together: A Single Cycle Datapath




# An Abstract View of the Implementation



# An Abstract View of the Critical Path


**Critical Path (Load Instruction) =  
Delay clock through PC (FFs) +  
Instruction Memory's Access Time +  
Register File's Access Time, +  
ALU to Perform a 32-bit Add +  
Data Memory Access Time +  
Stable Time for Register File Write**

(Assumes a fast controller)




# Summary: A Single Cycle Datapath

- We have everything except control signals




# Recap: Meaning of the Control Signals

- **nPC\_sel:** “+4” 0  $\Rightarrow$  PC  $\leftarrow$  PC + 4  
“br” 1  $\Rightarrow$  PC  $\leftarrow$  PC + 4 + {SignExt(Imm16), 00 }
- Later in lecture: higher-level connection between mux and branch condition




# Recap: Meaning of the Control Signals

- **ExtOp:** “zero”, “sign”
- **ALUsrc:** 0  $\Rightarrow$  regB;  
1  $\Rightarrow$  immed
- **ALUctr:** “ADD”, “SUB”, “OR”
- **MemWr:** 1  $\Rightarrow$  write memory
- **MemtoReg:** 0  $\Rightarrow$  ALU; 1  $\Rightarrow$  Mem
- **RegDst:** 0  $\Rightarrow$  “rt”; 1  $\Rightarrow$  “rd”
- **RegWr:** 1  $\Rightarrow$  write register



# RTL: The Add Instruction

---



**add rd, rs, rt**

- **MEM[PC]**      **Fetch the instruction from memory**
- **$R[rd] = R[rs] + R[rt]$**       **The actual operation**
- **$PC = PC + 4$**       **Calculate the next instruction's address**







# Instruction Fetch Unit at the Beginning of Add

- Fetch the instruction from Instruction memory:  $\text{Instruction} = \text{MEM}[\text{PC}]$


- same for all instructions



# The Single Cycle Datapath during Add




$$R[rd] = R[rs] + R[rt]$$




# Instruction Fetch Unit at the End of Add


- **PC = PC + 4**
  - This is the same for all instructions except:  
**Branch and Jump**




# Single Cycle Datapath during Or Immediate?




•  $R[rt] = R[rs] \text{ OR } \text{ZeroExt}[\text{Imm16}]$




# Single Cycle Datapath during Or Immediate?




•  $R[rt] = R[rs] \text{ OR } \text{ZeroExt}[\text{Imm16}]$




# The Single Cycle Datapath during Load?




- $R[rt] = \text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\}$




# The Single Cycle Datapath during Load




- $R[rt] = \text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\}$



# The Single Cycle Datapath during Store?




- **Data Memory {R[rs] + SignExt[imm16]} = R[rt]**






# The Single Cycle Datapath during Store




- Data Memory {R[rs] + SignExt[imm16]} = R[rt]




# The Single Cycle Datapath during Branch?




- if  $(R[rs] - R[rt] == 0)$  then Zero = 1 ; else Zero = 0




# The Single Cycle Datapath during Branch




- if  $(R[rs] - R[rt] == 0)$  then Zero = 1 ; else Zero = 0



# Instruction Fetch Unit at the End of Branch



- if (Zero == 1) then  $PC = PC + 4 + \text{SignExt}[\text{imm16}] * 4$  ;  
else  $PC = PC + 4$



• What is encoding of nPC\_sel?

- Direct MUX select?
- Branch inst. / not branch


• Let's pick 2nd option

nPC_sel	zero?	MUX
0	x	0
1	0	0
1	1	1

Q: What logic gate?



# Step 4: Given Datapath: RTL -> Control



# A Summary of the Control Signals (1/2)

**inst**      **Register Transfer**

**add**       $R[rd] \leftarrow R[rs] + R[rt];$                        $PC \leftarrow PC + 4$

**ALUsrc = RegB, ALUctr = "ADD", RegDst = rd, RegWr, nPC\_sel = "+4"**

**sub**       $R[rd] \leftarrow R[rs] - R[rt];$                        $PC \leftarrow PC + 4$

**ALUsrc = RegB, ALUctr = "SUB", RegDst = rd, RegWr, nPC\_sel = "+4"**

**ori**       $R[rt] \leftarrow R[rs] + \text{zero\_ext}(\text{Imm16});$                        $PC \leftarrow PC + 4$

**ALUsrc = Im, Extop = "Z", ALUctr = "OR", RegDst = rt, RegWr, nPC\_sel = "+4"**

**lw**       $R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign\_ext}(\text{Imm16})];$   $PC \leftarrow PC + 4$

**ALUsrc = Im, Extop = "sn", ALUctr = "ADD",  
MemtoReg, RegDst = rt, RegWr,                      nPC\_sel = "+4"**

**sw**       $\text{MEM}[R[rs] + \text{sign\_ext}(\text{Imm16})] \leftarrow R[rs];$   $PC \leftarrow PC + 4$

**ALUsrc = Im, Extop = "sn", ALUctr = "ADD", MemWr, nPC\_sel = "+4"**

**beq**      **if (  $R[rs] == R[rt]$  ) then  $PC \leftarrow PC + \text{sign\_ext}(\text{Imm16}) \parallel 00$  else  $PC \leftarrow PC + 4$**


**nPC\_sel = "br", ALUctr = "SUB"**



# A Summary of the Control Signals (2/2)

See Appendix A → **func**  
 → **op**

	10 0000	10 0010	We Don't Care :-)				
	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	<b>add</b>	<b>sub</b>	<b>ori</b>	<b>lw</b>	<b>sw</b>	<b>beq</b>	<b>jump</b>
<b>RegDst</b>	1	1	0	0	x	x	x
<b>ALUSrc</b>	0	0	1	1	1	0	x
<b>MemtoReg</b>	0	0	0	1	x	x	x
<b>RegWrite</b>	1	1	1	1	0	0	0
<b>MemWrite</b>	0	0	0	0	1	0	0
<b>nPCsel</b>	0	0	0	0	0	1	0
<b>Jump</b>	0	0	0	0	0	0	1
<b>ExtOp</b>	x	x	0	1	1	x	x
<b>ALUctr&lt;2:0&gt;</b>	Add	Subtract	Or	Add	Add	Subtract	xxx



# Boolean Expressions for Controller

---

**RegDst** = add + sub

**ALUSrc** = ori + lw + sw

**MemtoReg** = lw

**RegWrite** = add + sub + ori + lw

**MemWrite** = sw

**nPCsel** = beq

**Jump** = jump

**ExtOp** = lw + sw

**ALUctr[0]** = sub + beq (assume ALUctr is 0 ADD, 01: SUB, 10: OR)

**ALUctr[1]** = or

*where,*

**rtype** =  $\sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot \sim op_1 \cdot \sim op_0$ ,

**ori** =  $\sim op_5 \cdot \sim op_4 \cdot op_3 \cdot op_2 \cdot \sim op_1 \cdot op_0$

**lw** =  $op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot op_1 \cdot op_0$

**sw** =  $op_5 \cdot \sim op_4 \cdot op_3 \cdot \sim op_2 \cdot op_1 \cdot op_0$

**beq** =  $\sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot op_2 \cdot \sim op_1 \cdot \sim op_0$

**jump** =  $\sim op_5 \cdot \sim op_4 \cdot \sim op_3 \cdot \sim op_2 \cdot op_1 \cdot \sim op_0$

**add** =  $rtype \cdot func_5 \cdot \sim func_4 \cdot \sim func_3 \cdot \sim func_2 \cdot \sim func_1 \cdot \sim func_0$

**sub** =  $rtype \cdot func_5 \cdot \sim func_4 \cdot \sim func_3 \cdot \sim func_2 \cdot func_1 \cdot \sim func_0$


How do we  
implement this in  
gates?





# Controller Implementation

---



# Peer Instruction

---

- A. Our **ALU** is a synchronous device
- B. We should use the main **ALU** to compute  $PC=PC+4$
- C. The **ALU** is inactive for memory reads or writes.

	ABC
1:	<b>FFF</b>
2:	<b>FFT</b>
3:	<b>FTF</b>
4:	<b>FTT</b>
5:	<b>TFF</b>
6:	<b>TFT</b>
7:	<b>TF</b>
8:	<b>TTT</b>



# Summary: Single-cycle Processor

## ◦ 5 steps to design a processor

- 1. Analyze instruction set => datapath requirements
- 2. Select set of datapath components & establish clock methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic
  - Formulate Logic Equations
  - Design Circuits

