

**Lecture 29 –  
 CPU Design : Pipelining to Improve Performance**

2006-11-06



Lecturer SOE Dan Garcia


[www.cs.berkeley.edu/~ddgarcia](http://www.cs.berkeley.edu/~ddgarcia)

Running away with it =>

Our #8 football team had a great effort and bit of the Bruins' help to push them past UCLA 38-24. They outgained us, but missed several field goals, key catches, & had a few turnovers. Plus we have DeSean, Marshawn and Nate. 8-straight, baby! AU next  
[calbears.cstv.com/sports/m-footbl/recaps/110406aab.html](http://calbears.cstv.com/sports/m-footbl/recaps/110406aab.html)



**Control Hazard: Branching (1/8)**



Where do we do the compare for the branch?

**Control Hazard: Branching (2/8)**

- We had put branch decision-making hardware in ALU stage
  - therefore two more instructions after the branch will *always* be fetched, whether or not the branch is taken
- Desired functionality of a branch
  - if we do not take the branch, don't waste any time and continue executing normally
  - if we take the branch, don't execute any instructions after the branch, just go to the desired label


**Control Hazard: Branching (3/8)**

- Initial Solution: Stall until decision is made
  - insert "no-op" instructions (those that accomplish nothing, just take time) or hold up the fetch of the next instruction (for 2 cycles).
  - Drawback: branches take 3 clock cycles each (assuming comparator is put in ALU stage)

**Control Hazard: Branching (4/8)**

- Optimization #1:
  - insert **special branch comparator** in Stage 2
  - as soon as instruction is decoded (Opcode identifies it as a branch), immediately make a decision and set the new value of the PC
  - Benefit: since branch is complete in Stage 2, only one unnecessary instruction is fetched, so only one no-op is needed
  - Side Note: This means that branches are idle in Stages 3, 4 and 5.

**Control Hazard: Branching (5/8)**




Branch comparator moved to Decode stage.




### Data Hazards (2/2)

Data-flow backward in time are hazards



### Data Hazard Solution: Forwarding


- Forward result from one stage to another



“or” hazard solved by register hardware

### Data Hazard: Loads (1/4)


- Dataflow backwards in time are hazards



- Can't solve all cases with forwarding
- Must stall instruction dependent on load, then forward (more hardware)

### Data Hazard: Loads (2/4)

- Hardware stalls pipeline
- Called “interlock”



### Data Hazard: Loads (3/4)

- Instruction slot after a load is called “load delay slot”


- If that instruction uses the result of the load, then the hardware interlock will stall it for one cycle.

- If the compiler puts an unrelated instruction in that slot, then no stall

- Letting the hardware stall the instruction in the delay slot is equivalent to putting a nop in the slot (except the latter uses more code space)

### Data Hazard: Loads (4/4)

- Stall is equivalent to nop




### Historical Trivia

- First MIPS design did not interlock and stall on load-use data hazard
- Real reason for name behind MIPS:
  - M**icroprocessor without
  - I**nterlocked
  - P**ipeline
  - S**tages
- Word Play on acronym for Millions of Instructions Per Second, also called MIPS




### Pipeline Hazard: Matching socks in later load



A depends on D; **stall** since folder tied up; Note this is much different from processor cases so far. We have not had a *earlier* instruction depend on a *later* one.




### Out-of-Order Laundry: Don't Wait



A depends on D; rest continue; need more resources to allow out-of-order




### Superscalar Laundry: Parallel per stage



More resources, HW to match mix of parallel tasks?



### Superscalar Laundry: Mismatch Mix



Task mix underutilizes extra resources



### "And in Conclusion.."

- Pipeline challenge is hazards
  - Forwarding helps w/many data hazards
  - Delayed branch helps with control hazard in 5 stage pipeline
  - Load delay slot / interlock necessary
- More aggressive performance:
  - Superscalar
  - Out-of-order execution

