

CS 61C: Great Ideas in Computer Architecture (Machine Structures)

Control Implementation

Instructors:
Randy H. Katz
David A. Patterson
<http://inst.eecs.Berkeley.edu/~cs61c/fa10>

11/1/10 Fall 2010 - Lecture #27 1

Agenda

- Datapath Control
- Administrivia
- Technology Break
- Controller Implementation

11/1/10 Fall 2010 - Lecture #27 2

Register-Register Timing: One Complete Cycle

The diagram shows a clock signal (clk) and several control signals: PC (Old Value), Rs, Rt, Rd, Op, Func, ALUctr, RegWr, busA, B, and busW. A data path diagram below shows the Register File, ALU, and Data Memory. A note indicates "Register Write Occurs Here" at the end of the cycle.

11/1/10 Fall 2010 - Lecture #27 3

Datapath's Control Signals

- ExtOp: "zero", "sign"
- ALUSrc: 0 => regB; 1 => imm
- ALUctr: "ADD", "SUB", "OR"
- MemWr: 1 => write memory
- MemtoReg: 0 => ALU; 1 => Mem
- RegDst: 0 => "rt"; 1 => "rd"
- RegWr: 1 => write register

The diagram shows the datapath with control signals: RegDst, Rd, Rt, ALUctr, MemtoReg, MemWr, RegWr, Rs, Rt, busW, busA, busB, Data In, ALUSrc, ExtOp, imm16, and Data Memory. It includes an nPC_sel unit and a PC Ext unit.

11/1/10 Fall 2010 - Lecture #27 4

Agenda

- Datapath Control
- Administrivia
- Technology Break
- Controller Implementation

11/1/10 Fall 2010 - Lecture #27 5







Single Cycle Datapath during Store



Instruction format: $\text{op} \quad \text{rs} \quad \text{rt} \quad \text{immediate}$

- Data Memory $\{R[\text{rs}] + \text{SignExt}[\text{immediate}]\} = R[\text{rt}]$

The diagram shows the datapath for a store instruction. It includes an instr fetch unit, Register File, ALU, Data Memory, and control signal assignments: RegDst=, RegWr=, MemWr=, ALUSrc=, and ExtOp=.

11/1/10 Fall 2010 - Lecture #27 6





Agenda


- Datapath Control
- Administrivia
- Technology Break
- Controller Implementation

Agenda

- Datapath Control
- Administrivia
- Technology Break
- Controller Implementation

Agenda

- Datapath Control
- Administrivia
- Technology Break
- Controller Implementation



Summary of the Control Signals (1/2)

```

inst Register Transfer
add  R[rd] ← R[rs] + R[rt]; PC ← PC + 4
     ALUSrc=RegB, ALUctr="ADD", RegDst=rd, RegWr, nPC_sel="+4"
sub  R[rd] ← R[rs] - R[rt]; PC ← PC + 4
     ALUSrc=RegB, ALUctr="SUB", RegDst=rd, RegWr, nPC_sel="+4"
ori  R[rt] ← R[rs] + zero_ext(Imm16); PC ← PC + 4
     ALUSrc=Im, Extop="Z", ALUctr="OR", RegDst=rt,RegWr, nPC_sel="+4"
lw   R[rt] ← MEM[ R[rs] + sign_ext(Imm16)]; PC ← PC + 4
     ALUSrc=Im, Extop="sn", ALUctr="ADD", MemtoReg, RegDst=rt, RegWr,
     nPC_sel = "+4"
sw   MEM[ R[rs] + sign_ext(Imm16)] ← R[rs]; PC ← PC + 4
     ALUSrc=Im, Extop="sn", ALUctr = "ADD", MemWr, nPC_sel = "+4"
beq  if (R[rs] == R[rt]) then PC ← PC + sign_ext(Imm16) || 00
     else PC ← PC + 4
     nPC_sel = "br", ALUctr = "SUB"
    
```

Summary of the Control Signals (2/2)

See Appendix A

func	10 0000	10 0010	We Don't Care :-)				
op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
nPCsel	0	0	0	0	0	1	?
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	x

R-type	op	rs	rt	rd	shamt	func	add, sub
I-type	op	rs	rt	immediate			ori, lw, sw, beq
J-type	op	target address					jump

Boolean Expressions for Controller

```

RegDst = add + sub
ALUSrc = ori + lw + sw
MemtoReg = lw
RegWrite = add + sub + ori + lw
MemWrite = sw
nPCsel = beq
Jump = jump
ExtOp = lw + sw
ALUctr[0] = sub + beq (assume ALUctr is 00 ADD, 01 SUB, 10 OR)
ALUctr[1] = or
    
```


Where:

$$\begin{aligned}
 rtype &= \sim op_2 \cdot \sim op_1 \cdot \sim op_0 \cdot \sim op_2 \cdot \sim op_1 \cdot \sim op_0 \\
 ori &= \sim op_2 \cdot \sim op_1 \cdot op_2 \cdot op_2 \cdot \sim op_1 \cdot op_0 \\
 lw &= op_2 \cdot \sim op_1 \cdot \sim op_3 \cdot \sim op_2 \cdot op_1 \cdot op_0 \\
 sw &= op_2 \cdot \sim op_1 \cdot op_3 \cdot \sim op_2 \cdot op_1 \cdot op_0 \\
 beq &= \sim op_2 \cdot \sim op_1 \cdot \sim op_3 \cdot op_2 \cdot \sim op_1 \cdot \sim op_0 \\
 jump &= \sim op_2 \cdot \sim op_1 \cdot \sim op_3 \cdot \sim op_2 \cdot op_1 \cdot \sim op_0
 \end{aligned}$$

How do we implement this in gates?

$$\begin{aligned}
 add &= rtype \cdot func_2 \cdot \sim func_1 \cdot \sim func_3 \cdot \sim func_2 \cdot \sim func_1 \cdot \sim func_0 \\
 sub &= rtype \cdot func_2 \cdot \sim func_1 \cdot \sim func_3 \cdot \sim func_2 \cdot func_1 \cdot \sim func_0
 \end{aligned}$$

Controller Implementation



Summary: Single-cycle Processor

- Five steps to design a processor:
 - Analyze instruction set → datapath requirements
 - Select set of datapath components & establish clock methodology
 - Assemble datapath meeting the requirements
 - Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 - Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits

