The purpose of this lab is to acquaint you with the structure and workings of the virtual memory system. You will work with two different simulators to develop this understanding.
For this lab you will be using the virtual memory simulation features of Camera, a cache and virtual memory simulator. You may also find the cache simulations interesting, however we won't be working with those here. Unfortunately, Camera is known to have issues when trying to run it on the hive machines, so you have two options to complete this lab:
- Download Camera from here, and simply double click on the jar file to run it on your own laptop.
- Connect to another instructional computer from a hive machine and run it
remotely. We have verified that Camera works as expected on the following machines:
torus, pulsar, quasar, c199, cory, sphere, torus. To do this, type in the following
commands into your terminal:
$ ssh -X torus # you can replace torus with any other server name from the list $ camera &
Once Camera opens up (it can be a bit slow over ssh, so be patient!), select the virtual memory option to open a visualization of the virtual memory system. In the top left you can see the contents of physical memory. Just below that is a listing of all the pages of virtual memory for this process. To the right of these items are the contents of the TLB and the Page Table. At this point these should all be empty as we haven't done anything yet. Read about the statistics of your memory system in the "PROGRESS UPDATE" box at the bottom of the window. This area will keep you updated on your status through the simulation as it progresses. You can move the simulation forward, backward or start it over from the beginning using the buttons to the right of the "PROGRESS UPDATE" box
We will also make use of VMSIM, another online virtual memory simulator. VMSIM can be found here.
Note: We will give one extra point for all people who get checked off during lab
Exercise 1: A Sample Run (CAMERA)
Click the button labeled "Auto Generate Add. Ref. Str." at the right-hand side of the window. This will generate a set of ten address references. You can think of these as a series of MIPS "load word" instructions reading from the memory address specified. Click the button labeled "Next" to begin the simulation.
For the rest of this exercise you are at the mercy of the "PROGRESS UPDATE" box. After each click of the "Next" button examine the contents of the box and the current state of the memory system. Try to really get an understanding of what is going on in the TLB, the Page Table, and Physical Memory at each step.
Once you have reached the end of the simulation note the number of TLB Hits and Misses and Page Hits and Faults. Write these numbers down, along with the sequence of memory accesses used to show to your TA during checkoff.
- Show your TA the number of TLB Hits and Misses and Page Hits and Faults, along with the sequence of memory accesses used. Did you have any Page Hits? Why or why not? Be ready to describe the steps on a memory request.
Exercise 2: MISS! (CAMERA)
Now that you've seen what a random workload looks like in the VM system let's try creating a custom workload with a specific property. Your goal for this exercise is to create a workload of ten memory accesses that will cause ten TLB misses and ten Page Faults. You should be able to come up with such a workload on paper, but then you should run it in CAMERA to verify your work. You can specify a custom workload in CAMERA by clicking the button labeled "Self Generate Add. Ref. Str." and entering in the addresses you want to reference one at a time. When you are satisfied that you've got a valid sequence write it down and be ready to show it to your TA during checkoff.
- Show your TA a workload of ten memory accesses that will cause ten TLB misses and ten Page Faults.
Exercise 3: Memory Systems Engineering (CAMERA)
Given your sequence of memory accesses from Exercises 2, can you find a change to a single parameter (e.g. TLB size, page table size, memory size, etc...) that would result in the same number (ten) of TLB misses but result in fewer than ten page faults? Work through this on paper and be ready to show your results to your TA during checkoff.
- Explain the single parameter change that would result in ten TLB misses, but fewer than ten page faults.
Exercise 4: Putting it all in Context (VMSIM)
Go to the VMSIM website and inspect the VMSIM applet. What is different about the setup of this simulation as compared to CAMERA? In particular, what are P1, P2, P3, and P4? If you watch closely you'll see that this simulation reports a much higher percentage of TLB misses than the random run on CAMERA did. Why might this be? (If you have trouble following the simulation, you can turn down the speed using the slider on the bottom right.)
- Explain why there is a much higher percentage of TLB misses in this simulation.