


inst.eecs.berkeley.edu/~cs61c
CS61C : Machine Structures

Lecture 13 – Caches II


2014-09-29

Instructor:
Miki Lustig



August 2014: IBM Unveils a 'Brain-Like' Chip With 4,000 Processor Cores

TrueNorth comes packed with 4,096 processor cores, and it mimics one million human neurons and 256 million synapses. The chip is meant to run neural-net processing for recognition.



CS61C L13 : Cache II

Review: Direct-Mapped Cache Terminology

- Index**
 - specifies the cache index ("row"/block)
- Offset**
 - Specifies which byte within the block we want
- Tag**
 - Distinguish between all the memory addresses that map to the same location

tttttttttttttttt	iiiiiiiiii	oooo
------------------	------------	------

tag to check if have correct block index to select block byte offset within block

CS61C L13 : Cache II

Review: Direct-Mapped Cache

5bit Memory Address

Address	Memory	Index	tag	offset
0	E D	0	1	0
2	D A	1	0	1
4	E B	2	2	E
6	F E	3	0	F
8	0 F			
A	2 1	1		
C	4 3			
E	6 5			
10	8 7			
12	0 9	2		
14	F D			
16	D A			
18	E B			
1A	F E			
1C	0 F	3		
1E	0 F			

add.	tag	index	offset	
08	01	00	0	hit
09	01	00	1	hit
15	10	10	1	hit
16	10	11	0	miss

CS61C L13 : Cache II

Review: TIO Dan's great cache mnemonic

AREA (cache size, B)
 = HEIGHT (# of blocks) * WIDTH (size of one block, B/block)

$2^{(H+W)} = 2^H * 2^W$

tag	index	offset
1	0	0
1	1	1
2	0	0
2	1	1

HEIGHT (# of blocks)


WIDTH (size of one block, B/block)

AREA (cache size, B)

CS61C L13 : Cache II

How to Split Cache?

- Small or large block sizes?
 - Large
 - Better spatial locality
 - Too large, misses increase with large penalty



many small blocks

one large block

CS61C L13 : Cache II

Memory Access without Cache

- Load word instruction: `lw $t0, 0($t1)`
- `$t1` contains 1022_{ten} , `Memory[1022] = 99`

- Processor issues address 1022_{ten} to Memory
- Memory reads word at address 1022_{ten} (99)
- Memory sends 99 to Processor
- Processor loads 99 into register `$t1`

CS61C L13 : Cache II

Memory Access with Cache

- Load word instruction: `lw $t0, 0($t1)`
- `$t1` contains 1022_{ten} , `Memory[1022] = 99`
- With cache (similar to a hash)
 - Processor issues address 1022_{ten} to Cache
 - Cache checks to see if has copy of data at address 1022_{ten}
 - If finds a match (Hit): cache reads 99, sends to processor
 - No match (Miss): cache sends address 1022_{ten} to Memory
 - Memory reads 99 at address 1022_{ten}
 - Memory sends 99 to Cache
 - Cache replaces word with new 99
 - Cache sends 99 to processor
 - Processor loads 99 into register `$t1`

CS61C L13 : Cache II

Caching Terminology

- When reading memory, 3 things can happen:
 - cache hit: cache block is valid and contains proper address, so read desired word
 - cache miss: nothing in cache in appropriate block, so fetch from memory
 - cache miss, block replacement: wrong data is in cache at appropriate block, so discard it and fetch desired data from memory (cache always copy)

CS61C L13 : Cache II

Cache Terms

- Hit rate: fraction of access that hit in the cache [0.0–1.0]
- Miss rate: 1 - Hit rate
- Miss penalty: time to replace a block from lower level in memory hierarchy to cache
- Hit time: time to access cache memory (including tag comparison)
- Abbreviation: "\$" = cache

CS61C L13 : Cache II

Accessing data in a direct mapped cache

- Ex.: 16KiB of data, direct-mapped, 4 word blocks
- Can you work out height, width, area?
- Read 4 addresses
 - 0x00000014
 - 0x0000001C
 - 0x00000034
 - 0x00008014

Address (hex)	Memory Value of Word
00000010	a
00000014	b
00000018	c
0000001C	d
...	...
00000030	e
00000034	f
00000038	g
0000003C	h
...	...
00008010	i
00008014	j
00008018	k
0000801C	l

Memory vals here:



CS61C L13: Caches II

GeorgiaLiaig Fall 2014 © UC Berkeley

Accessing data in a direct mapped cache

- 4 Addresses:
 - 0x00000014, 0x0000001C, 0x00000034, 0x00008014
- 4 Addresses divided (for convenience) into Tag, Index, Byte Offset fields

```

000000000000000000 0000000001 0100
000000000000000000 0000000001 1100
000000000000000000 0000000011 0100
000000000000000010 0000000001 0100
    
```

Tag Index Offset



CS61C L13: Caches II

GeorgiaLiaig Fall 2014 © UC Berkeley

16 KiB Direct Mapped Cache, 16B blocks

- Valid bit:** determines whether anything is stored in that row (when computer initially turned on, all entries invalid)

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	0					
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...
1022	0					
1023	0					



CS61C L13: Caches II

GeorgiaLiaig Fall 2014 © UC Berkeley

1. Read 0x00000014

000000000000000000 Tag 0000000001 Index Field 0100 offset

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	0					
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...
1022	0					
1023	0					



CS61C L13: Caches II

GeorgiaLiaig Fall 2014 © UC Berkeley

So we read block 1 (000000001)

000000000000000000 Tag 0000000001 Index Field 0100 offset

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	0					
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...
1022	0					
1023	0					



CS61C L13: Caches II

GeorgiaLiaig Fall 2014 © UC Berkeley

No valid data

000000000000000000 Tag 0000000001 Index Field 0100 offset

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	0					
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...
1022	0					
1023	0					



CS61C L13: Caches II

GeorgiaLiaig Fall 2014 © UC Berkeley

So load that data into cache, setting tag, valid

000000000000000000 Tag 0000000001 Index Field 0100 offset

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	0	d	c	b	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...
1022	0					
1023	0					



CS61C L13: Caches II

GeorgiaLiaig Fall 2014 © UC Berkeley

Read from cache at offset, return word b

000000000000000000 Tag 0000000001 Index Field 0100 offset

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	0	d	c	b	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...
1022	0					
1023	0					



CS61C L13: Caches II

GeorgiaLiaig Fall 2014 © UC Berkeley

2. Read 0x0000001C = 0...00 0..001 1100

000000000000000000 Tag 0000000001 Index Field 1100 offset

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	0	d	c	b	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...
1022	0					
1023	0					



CS61C L13: Caches II

GeorgiaLiaig Fall 2014 © UC Berkeley

