inst.eecs.berkeley.edu/~cs61c
CS61C : Machine Structures

# Lecture 20 Almost Thread Level Parallelism



#### Review

- Flynn Taxonomy of Parallel Architectures
  - SIMD: Single Instruction Multiple Data
  - MIMD: Multiple Instruction Multiple Data
  - SISD: Single Instruction Single Data
  - MISD: Multiple Instruction Single Data (unused)
- Intel SSE SIMD Instructions
  - One instruction fetch that operates on multiple operands simultaneously
  - 64/128 bit XMM registers
  - (SSE = Streaming SIMD Extensions)
- Threads and Thread-level parallelism



Garcia, Lustig Fall 2014 © UCB

#### Intel SSE Intrinsics

- Intrinsics are C functions and procedures for putting in assembly language, including SSE instructions
  - With intrinsics, can program using these instructions indirectly
  - One-to-one correspondence between SSE instructions and intrinsics



Garcia, Lustig Fall 2014 © UCB

Garcia, Lustig Fall 2014 © UCB

#### **Example SSE Intrinsics**

Instrinsics: Corresponding SSE instructions:

Vector data type: \_m128d

Load and store operations:

\_mm\_load\_pd MOVAPD/aligned, packed double mm\_store\_pd MOVAPD/aligned, packed double MOVUPD/unaligned, packed double mm\_storeu\_pd MOVUPD/unaligned, packed double

• Load and broadcast across vector

\_mm\_load1\_pd MOVSD + shuffling/duplicating

• Arithmetic:

\_mm\_add\_pd ADDPD/add, packed double \_mm\_mul\_pd MULPD/multiple, packed double



CS61C L20 Thread Level Parallelism I (4

Garcia, Lustig Fall 2014 © UCB

# Example: 2 x 2 Matrix Multiply

 $C_{i,j} = (A \times B)_{i,j} = \sum_{k=1}^{2} A_{i,k} \times B_{k,j}$   $\begin{bmatrix} A_{1,1} & A_{1,2} \\ A_{2,1} & A_{2,2} \end{bmatrix} \times \begin{bmatrix} B_{1,1} & B_{1,2} \\ B_{2,1} & B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,1} = A_{1,1}B_{1,1} + A_{1,2}B_{2,1} & C_{1,2} = A_{1,1}B_{1,2} + A_{1,2}B_{2,2} \\ C_{2,1} = A_{2,1}B_{1,1} + A_{2,2}B_{2,1} & C_{2,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \end{bmatrix}$   $\begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} \times \begin{bmatrix} 1 & 3 \\ 2 & 4 \end{bmatrix} = \begin{bmatrix} C_{1,1} = 1*1 + 0*2 = 1 & C_{1,2} = 1*3 + 0*4 = 3 \\ C_{2,1} = 0*1 + 1*2 = 2 & C_{2,2} = 0*3 + 1*4 = 4 \end{bmatrix}$ 

# Example: 2 x 2 Matrix Multiply

• Using the XMM registers

- 64-bit/double precision/two doubles per XMM reg

 $\begin{array}{c|cccc} C_1 & & & & C_{2,1} \\ \hline C_2 & & C_{1,2} & & C_{2,2} \\ \end{array}$ 

Stored in memory in Column order

A A<sub>1,i</sub> A<sub>2,i</sub>

B<sub>1</sub> B<sub>i,1</sub> B<sub>i,1</sub> B<sub>i,2</sub>



Garcia, Lustig Fall 2014 © UCB

#### Example: 2 x 2 Matrix Multiply

#### Initialization

$C_1$	0	0
C,	0	0



### Example: 2 x 2 Matrix Multiply

#### Initialization

$C_1$	0	0
$C_2$	0	0

#### I = 1



\_mm\_load\_pd: Load 2 doubles into XMM reg, Stored in memory in Column order

В,	B <sub>1.1</sub>	B <sub>1.1</sub>
B <sub>2</sub>	B <sub>1,2</sub>	B <sub>1,2</sub>

\_mm\_load1\_pd: SSE instruction that loads a double word and stores it in the high and low double words of the XMM register (duplicates value in both halves of XMM)



561C L20 Thread Level Parallelism I (8)

Garcia, Lustig Fall 2014 © UCB


#### Example: 2 x 2 Matrix Multiply

#### • First iteration intermediate result

$C_1$	0+A <sub>1,1</sub> B <sub>1,1</sub>	0+A <sub>2,1</sub> B <sub>1,1</sub>
C <sub>2</sub>	0+A <sub>1,1</sub> B <sub>1,2</sub>	0+A <sub>2,1</sub> B <sub>1,2</sub>

c1 = \_mm\_add\_pd(c1,\_mm\_mul\_pd(a,b1)); c2 = \_mm\_add\_pd(c2,\_mm\_mul\_pd(a,b2)); SSE instructions first do parallel multiplies and then parallel adds in XMM registers

• I = 1



\_mm\_load\_pd: Stored in memory in Column order

$B_1$	B <sub>1,1</sub>	B <sub>1,1</sub>
B <sub>2</sub>	B <sub>1,2</sub>	B <sub>1,2</sub>

\_mm\_load1\_pd: SSE instruction that loads a double word and stores it in the high and low double words of the XMM register (duplicates value in both halves of XMM)



Garcia, Lustig Fall 2014 © UCB

### Example: 2 x 2 Matrix Multiply

#### · First iteration intermediate result

$C_1$	0+A <sub>1,1</sub> B <sub>1,1</sub>	0+A <sub>2,1</sub> B <sub>1,1</sub>
$C_2$	0+A <sub>1,1</sub> B <sub>1,2</sub>	0+A <sub>2,1</sub> B <sub>1,2</sub>

 $\begin{array}{lll} c1 = \_mm\_add\_pd(c1,\_mm\_mul\_pd(a,b1)); \\ c2 = \_mm\_add\_pd(c2,\_mm\_mul\_pd(a,b2)); \\ SSE instructions first do parallel multiplies \\ and then parallel adds in XMM registers \\ \end{array}$ 

I = 2



\_mm\_load\_pd: Stored in memory in Column order

B <sub>1</sub>	B <sub>2,1</sub>	B <sub>2,1</sub>
B <sub>2</sub>	B <sub>2,2</sub>	B <sub>2,2</sub>

\_mm\_load1\_pd: SSE instruction that loads a double word and stores it in the high and low double words of the XMM register (duplicates value in both halves of XMM)



CS61C L20 Thread Level Parallelism I (10)

Garcia, Lustig Fall 2014 © UCB

Garcia, Lustie Fall 2014 © LICR

# Example: 2 x 2 Matrix Multiply

#### Second iteration intermediate result


$$\begin{array}{c|ccccc} & C_{1,1} & C_{2,1} \\ C_1 & A_{1,1}B_{1,1} + A_{1,2}B_{2,1} & A_{2,1}B_{1,1} + A_{2,2}B_{2,1} \\ C_2 & A_{1,1}B_{1,2} + A_{1,2}B_{2,2} & A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \\ & C_{1,2} & C_{2,2} & C_{2,2} \end{array}$$

 $\begin{array}{lll} c1 = \_mm\_add\_pd(c1,\_mm\_mul\_pd(a,b1)); \\ c2 = \_mm\_add\_pd(c2,\_mm\_mul\_pd(a,b2)); \\ SSE instructions first do parallel multiplies \\ and then parallel adds in XMM registers \\ \end{array}$ 

I = 2



\_mm\_load\_pd: Stored in memory in Column order



\_mm\_load1\_pd: SSE instruction that loads a double word and stores it in the high and low double words of the XMM register (duplicates value in both halves of XMM)



Garcia, Lustig Fall 2014 © UCB

# Example: 2 x 2 Matrix Multiply

 $C_{i,j} = \left(A \times B\right)_{i,j} = \sum_{k=1}^{2} A_{i,k} \times B_{k,j}$   $\begin{bmatrix} A_{1,1} & A_{1,2} \\ A_{2,1} & A_{2,2} \end{bmatrix} \times \begin{bmatrix} B_{1,1} & B_{1,2} \\ B_{2,1} & B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,1} = A_{1,1}B_{1,1} + A_{1,2}B_{2,1} & C_{1,2} = A_{1,1}B_{1,2} + A_{1,2}B_{2,2} \\ C_{2,1} = A_{2,1}B_{1,1} + A_{2,2}B_{2,1} & C_{2,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \end{bmatrix}$   $\begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} \times \begin{bmatrix} 1 & 3 \\ 2 & 4 \end{bmatrix} = \begin{bmatrix} C_{1,1} = 1*1 + 0*2 = 1 & C_{1,2} = 1*3 + 0*4 = 3 \\ C_{2,1} = 0*1 + 1*2 = 2 & C_{2,2} = 0*3 + 1*4 = 4 \end{bmatrix}$ 

#### Example: 2 x 2 Matrix Multiply (Part 1 of 2)

```
#include <stdio.h>
// header file for SSF compiler intrinsics
#include <emmintrin.h>
// NOTE: vector registers will be represented in comments as v1 = [a | b]
// where v1 is a variable of type __m128d and
int main(void) {
  // allocate A,B,C aligned on 16-byte boundaries
  double A[4] __attribute__ ((aligned (16)));
  double B[4] __attribute__ ((aligned (16)));
  double C[4] __attribute__ ((aligned (16)));
  int i = 0
  // declare several 128-bit vector variables
     _m128d c1,c2,a,b1,b2;
```

CS61C L20 Thread Level Parallelism L(13)

```
// Initialize A. B. C for example
                     (note column order!)
   10
   01
 A[0] = 1.0; A[1] = 0.0; A[2] = 0.0; A[3] = 1.0;
                      (note column order!)
   13
   24
 B[0] = 1.0; B[1] = 2.0; B[2] = 3.0; B[3] = 4.0;
   00
   00
 C[0] = 0.0; C[1] = 0.0; C[2] = 0.0; C[3] = 0.0;
```

Garcia, Lustig Fall 2014 © UCB

### Example: 2 x 2 Matrix Multiply (Part 2 of 2)

```
// used alianed loads to set
  // c1 = [c_11 | c_21]
c1 = _mm_load_pd(C+0*lda);
  // c2 = [c_12 | c_22]
c2 = _mm_load_pd(C+1*lda);
   for (i = 0; i < 2; i++) {
      i = 0: [a_11 | a_21]
i = 1: [a_12 | a_22]
*/
     a = _mm_load_pd(A+i*lda);
      b1 = _mm_load1_pd(B+i+0*lda);
       2 = _mm_load1_pd(B+i+1*lda);
       CS61C L20 Thread Level Parallelism I (14)
```

```
i = 0: [c_11 + a_11*b_11 | c_21 + a_21*b_11]
    i = 1: [c_11 + a_21*b_21 \mid c_21 + a_22*b_21]
   c1 = _mm_add_pd(c1,_mm_mul_pd(a,b1));
   i = 0: [c_12 + a_11*b_12 | c_22 + a_21*b_12]
i = 1: [c_12 + a_21*b_22 | c_22 + a_22*b_22]
   .
c2 = _mm_add_pd(c2,_mm_mul_pd(a,b2));
// store c1.c2 back into C for completion
_mm_store_pd(C+0*lda,c1);
mm store pd(C+1*lda,c2);
// print C
printf("%g,%g\n%g,%g\n",C[0],C[2],C[1],C[3]);
return 0;
```

Garcia, Lustig Fall 2014 © UCB


### Inner loop from gcc -O -S

```
L2: movapd (%rax,%rsi), %xmm1 //Load aligned A[i,i+1]->m1
   movddup (%rdx), %xmm0
                               //Load B[j], duplicate->m0
            %xmm1, %xmm0
                               //Multiply m0*m1->m0
   mulpd
   addpd
            %xmm0, %xmm3
                               //Add m0+m3->m3
                               //Load B[j+1], duplicate->m0
   movddup 16(%rdx), %xmm0
                               //Multiply m0*m1->m1
            %xmm0, %xmm1
   mulpd
            %xmm1, %xmm2
                               //Add m1+m2->m2
   addpd
            $16, %rax
                               // rax+16 -> rax (i+=2)
   addq
                               // rdx+8 -> rdx (j+=1)
   addq
            $8, %rdx
            $32, %rax
                               // rax == 32?
   cmpq
   jne
            L2
                               // jump to L2 if not equal
                               //store aligned m3 into C[k,k+1]
            %xmm3, (%rcx)
   movapd
   movapd %xmm2, (%rdi)
                               //store aligned m2 into C[I,I+1]
```

Garcia, Lustig Fall 2014 © UCB

Garcia, Lustig Fall 2014 © UCB

#### You Are Here!



# Thoughts about Threads



"Although threads seem to be a small step from sequential computation, in fact, they represent a huge step. They discard the most essential and appealing properties of sequential computation: understandability, predictability, and determinism. Threads, as a model of computation, are wildly non-deterministic, and the job of the programmer becomes one of pruning that nondeterminism."



— The Problem with Threads, Edward A. Lee, UC Berkeley, 2006

# Background: Threads

- A Thread stands for "thread of execution", is a single stream of instructions
  - A program / process can split, or fork itself into separate threads, which can (in theory) execute simultaneously. Pro
  - An easy way to describe/think about parallelism
- A single CPU can execute many threads by Time Division Multipexing



Multithreading is running multiple threads through the same hardware




Garcia, Lustig Fall 2014 © UCB

■ Thread<sub>0</sub>

■ Thread₁

# Parallel Processing: Multiprocessor Systems (MIMD)

Multiprocessor (MIMD): a computer system with at least 2 processors




- 1. Deliver high throughput for independent jobs via job-level parallelism
- 2. Improve the run time of a single program that has been specially crafted to run on a multiprocessor a parallel processing program

Now Use term core for processor ("Multicore") because "Multiprocessor Microprocessor" too redundant

CS61C L20 Thread Level Parallelism I (21

Parallelism I (21) Garcia, Lustig Fall 2014 © UCB



#### Multiprocessors and You

- · Only path to performance is parallelism
  - Clock rates flat or declining
  - SIMD: 2X width every 3-4 years
    - 128b wide now, 256b 2011, 512b in 2014?, 1024b in 2018?
    - Advanced Vector Extensions are 256-bits wide!
  - MIMD: Add 2 cores every 2 years: 2, 4, 6, 8, 10, ...
- A key challenge is to craft parallel programs that have high performance on multiprocessors as the number of processors increase – i.e., that scale
  - Scheduling, load balancing, time for synchronization, overhead for communication
- Will explore this further in labs and projects



Garcia, Lustig Fall 2014 © UCB

#### Parallel Performance Over Time

Year	Cores	SIMD bits /Core	Core * SIMD bits	Peak DP FLOPs
2003	2	128	256	4
2005	4	128	512	8
2007	6	128	768	12
2009	8	128	1024	16
2011	10	256	2560	40
2013	12	256	3072	48
2015	14	512	7168	112
2017	16	512	8192	128
2019	18	1024	18432	288
2021	20	1024	20480	320

Parallelism I (24) Garcia, Lustig Fall 2014 © UCB

# So, In Conclusion...

- Sequential software is slow software
  - SIMD and MIMD only path to higher performance
- SSE Intrinsics allow SIMD instructions to be invoked from C programs
- MIMD uses multithreading to achieve high parallelism



Garcia, Lustig Fall 2014 © UCB