
#### CS 61C:

# Great Ideas in Computer Architecture Datapath

#### **Instructors:**

John Wawrzynek & Vladimir Stojanovic http://inst.eecs.Berkeley.edu/~cs61c/fa15

## Components of a Computer




#### The CPU

- Processor (CPU): the active part of the computer that does all the work (data manipulation and decision-making)
- Datapath: portion of the processor that contains hardware necessary to perform operations required by the processor (the brawn)
- Control: portion of the processor (also in hardware) that tells the datapath what needs to be done (the brain)

#### Datapath and Control


- Datapath designed to support data transfers required by instructions
- Controller causes correct transfers to happen



#### Five Stages of Instruction Execution

- Stage 1: Instruction Fetch
- Stage 2: Instruction Decode
- Stage 3: ALU (Arithmetic-Logic Unit)
- Stage 4: Memory Access
- Stage 5: Register Write

#### Stages of Execution on Datapath



## Stages of Execution (1/5)

- There is a wide variety of MIPS instructions: so what general steps do they have in common?
- Stage 1: Instruction Fetch
  - no matter what the instruction, the 32-bit instruction word must first be fetched from memory (the cache-memory hierarchy)
  - also, this is where we Increment PC
     (that is, PC = PC + 4, to point to the next instruction: byte addressing so + 4)

## Stages of Execution (2/5)

- Stage 2: Instruction Decode
  - upon fetching the instruction, we next gather data from the fields (decode all necessary instruction data)
  - first, read the opcode to determine instruction type and field lengths
  - second, read in data from all necessary registers
    - for add, read two registers
    - for addi, read one register
    - for jal, no reads necessary

### Stages of Execution (3/5)

- Stage 3: ALU (Arithmetic-Logic Unit)
  - the real work of most instructions is done here: arithmetic (+, -, \*, /), shifting, logic (&, |), comparisons (slt)

- what about loads and stores?
  - lw \$t0, 40(\$t1)
  - the address we are accessing in memory = the value in \$t1 PLUS the value 40
  - so we do this addition in this stage


### Stages of Execution (4/5)

- Stage 4: Memory Access
  - actually only the load and store instructions do anything during this stage; the others remain idle during this stage or skip it all together
  - since these instructions have a unique step, we need this extra stage to account for them
  - as a result of the cache system, this stage is expected to be fast

## Stages of Execution (5/5)

- Stage 5: Register Write
  - most instructions write the result of some computation into a register
  - examples: arithmetic, logical, shifts, loads, slt
  - what about stores, branches, jumps?
    - don't write anything into a register at the end
    - these remain idle during this fifth stage or skip it all together


#### Stages of Execution on Datapath



### Datapath Walkthroughs (1/3)

- add \$r3,\$r1,\$r2 # r3 = r1+r2
  - Stage 1: fetch this instruction, increment PC
  - Stage 2: decode to determine it is an add,
     then read registers \$r1 and \$r2
  - Stage 3: add the two values retrieved in Stage 2
  - Stage 4: idle (nothing to write to memory)
  - Stage 5: write result of Stage 3 into register \$r3


#### Example: add Instruction



### Datapath Walkthroughs (2/3)

- slti \$r3,\$r1,17# if (r1 <17 ) r3 = 1 else r3 = 0</li>
  - Stage 1: fetch this instruction, increment PC
  - Stage 2: decode to determine it is an slti,
     then read register \$r1
  - Stage 3: compare value retrieved in Stage 2
     with the integer 17
  - Stage 4: idle
  - Stage 5: write the result of Stage 3 (1 if reg source was less than signed immediate, 0 otherwise) into register \$r3


#### Example: slti Instruction



## Datapath Walkthroughs (3/3)

- sw \$r3,17(\$r1) # Mem[r1+17]=r3
  - Stage 1: fetch this instruction, increment PC
  - Stage 2: decode to determine it is a sw,
     then read registers \$r1 and \$r3
  - Stage 3: add 17 to value in register \$r1 (retrieved in Stage 2) to compute address
  - Stage 4: write value in register \$r3 (retrieved in Stage 2) into memory address computed in Stage 3
  - Stage 5: idle (nothing to write into a register)

#### **Example: sw Instruction**




## Why Five Stages? (1/2)

- Could we have a different number of stages?
  - Yes, other ISAs have different natural number of stages
- Why does MIPS have five if instructions tend to idle for at least one stage?
  - Five stages are the union of all the operations needed by all the instructions.
  - One instruction uses all five stages: the load

## Why Five Stages? (2/2)

- lw \$r3,17(\$r1) # r3=Mem[r1+17]
  - Stage 1: fetch this instruction, increment PC
  - Stage 2: decode to determine it is a lw,
     then read register \$r1
  - Stage 3: add 17 to value in register \$r1 (retrieved in Stage 2)
  - Stage 4: read value from memory address computed in Stage 3
  - Stage 5: write value read in Stage 4 into register \$r3

# **Example: Iw Instruction**



#### Clickers/Peer Instruction

 Which type of MIPS instruction is active in the fewest stages?

A: LW

B: BEQ

C: J

D: JAL

E: ADDU

#### In the News


- At ISSCC 2015 in San Francisco, latest IBM mainframe chip details
- z13 designed in 22nm SOI technology with seventeen metal layers, 4 billion transistors/chip
- 8 cores/chip, with 2MB L2 cache, 64MB L3 cache, and 480MB L4 cache.
- 5GHz clock rate, 6 instructions per cycle, 2 threads/core
- Up to 24 processor chips in shared memory node

#### Processor Design: 5 steps

- Step 1: Analyze instruction set to determine datapath requirements
- Meaning of each instruction is given by register transfers
- Datapath must include storage element for ISA registers
- Datapath must support each register transfer
- Step 2: Select set of datapath components & establish clock methodology
- Step 3: Assemble datapath components that meet the requirements
- Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer
- Step 5: Assemble the control logic

#### The MIPS Instruction Formats

All MIPS instructions are 32 bits long. 3 formats:



- The different fields are:
  - op: operation ("opcode") of the instruction
  - rs, rt, rd: the source and destination register specifiers
  - shamt: shift amount
  - funct: selects the variant of the operation in the "op" field
  - address / immediate: address offset or immediate value
  - target address: target address of jump instruction

#### The MIPS-lite Subset



- addu rd, rs, rt
- subu rd, rs, rt

#### • OR Immediate:

- ori rt, rs, imm16 6 bits
- 31 26

op

op

6 bits

26

31

26 21 **rs** 

rs

5 bits

5 bits

rt

21

5 bits

rt

5 bits

16 bits

immediate

shamt

5 bits

6

funct


6 bits

11

rd

5 bits

 LOAD and STORE Word



16

16

- -lw rt, rs, imm16
- sw rt,rs,imm16
- BRANCH:

- beq rs, rt, imm16 6 bits

- 31 26
  - op rs
    - pits 5 bits

21

- 16
- rt immediate
- 5 bits 16 bits

0

#### Register Transfer Level (RTL)

- Colloquially called "Register Transfer Language"
- RTL gives the <u>meaning</u> of the instructions
- All start by fetching the instruction itself


```
\{ \text{op , rs , rt , rd , shamt , funct} \} \leftarrow MEM[PC]
\{\text{op , rs , rt , } | \text{Imm16}\} \leftarrow \text{MEM[ PC ]}
Inst Register Transfers
ADDU R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4
       R[rd] \leftarrow R[rs] - R[rt]; PC \leftarrow PC + 4
SUBU
        R[rt] \leftarrow R[rs] \mid zero\_ext(Imm16); PC \leftarrow PC + 4
ORI
LOAD
         R[rt] \leftarrow MEM[R[rs] + sign ext(Imm16)]; PC \leftarrow PC + 4
        MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rt]; PC \leftarrow PC + 4
STORE
BEO
         if ( R[rs] == R[rt] )
              PC \leftarrow PC + 4 + \{sign\_ext(Imm16), 2'b00\}
         else PC \leftarrow PC + 4
```

# Step 1: Requirements of the Instruction Set

- Memory (MEM)
  - Instructions & data (will use one for each)
- Registers (R: 32, 32-bit wide registers)
  - Read RS
  - Read RT
  - Write RT or RD
- Program Counter (PC)
- Extender (sign/zero extend)
- Add/Sub/OR/etc unit for operation on register(s) or extended immediate (ALU)
- Add 4 (+ maybe extended immediate) to PC
- Compare registers?

# Step 2: Components of the Datapath

- Combinational Elements
- Storage Elements + Clocking Methodology
- Building Blocks



#### ALU Needs for MIPS-lite + Rest of MIPS


Addition, subtraction, logical OR, ==:

```
ADDU R[rd] = R[rs] + R[rt]; ...
SUBU R[rd] = R[rs] - R[rt]; ...
ORI R[rt] = R[rs] | zero_ext(Imm16)...
BEQ if ( R[rs] == R[rt] )...
```

- Test to see if output == 0 for any ALU operation gives == test. How?
- P&H also adds AND, Set Less Than (1 if A < B, 0 otherwise)</li>
- ALU follows Chapter 5


#### Storage Element: Idealized Memory

- "Magic" Memory
  - One input bus: Data In
  - One output bus: Data Out
- Memory word is found by:
  - For Read: Address selects the word to put on Data Out
  - For Write: Set Write Enable = 1: address selects the memory word to be written via the Data In bus
- Clock input (CLK)
  - CLK input is a factor ONLY during write operation
  - During read operation, behaves as a combinational logic block: Address valid ⇒ Data Out valid after "access time"



#### Storage Element: Register (Building Block)

- Similar to D Flip Flop except
  - N-bit input and output
  - Write Enable input
- Write Enable:
  - Negated (or deasserted) (0): Data Out will not change
  - Asserted (1): Data Out will become Data In on positive edge of clock




## Storage Element: Register File

Register File consists of 32 registers:

Two 32-bit output busses:
 busA and busB

One 32-bit input bus: busW


- Register is selected by:
  - RA (number) selects the register to put on busA (data)
  - RB (number) selects the register to put on busB (data)
  - RW (number) selects the register to be written via busW (data) when Write Enable is 1
- Clock input (clk)
  - Clk input is a factor ONLY during write operation
  - During read operation, behaves as a combinational logic block:
    - RA or RB valid ⇒ busA or busB valid after "access time."



RW RA RB

#### Step 3a: Instruction Fetch Unit

- Register Transfer
   Requirements ⇒
   Datapath Assembly
- Instruction Fetch
- Read Operands and Execute Operation
- Common RTL operations
  - Fetch the Instruction: mem[PC]
  - Update the program counter:
    - Sequential Code:
       PC ← PC + 4
    - Branch and Jump:
       PC ← "something else"




#### Step 3b: Add & Subtract

- R[rd] = R[rs] op R[rt] (addu rd,rs,rt)
  - Ra, Rb, and Rw come from instruction's Rs, Rt, and Rd fields


31 26	5 21	. 16	11	6	0
ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

ALUctr and RegWr: control logic after decoding the instruction




... Already defined the register file & ALU

## Clocking Methodology




- Storage elements clocked by same edge
- Flip-flops (FFs) and combinational logic have some delays
  - Gates: delay from input change to output change
  - Signals at FF D input must be stable before active clock edge to allow signal to travel within the FF (set-up time), and we have the usual clock-to-Q delay
- "Critical path" (longest path through logic) determines length of clock period

### Register-Register Timing: One Complete Cycle



#### Putting it All Together: A Single Cycle Datapath



#### In Conclusion

- "Divide and Conquer" to build complex logic blocks from smaller simpler pieces (adder)
- Five stages of MIPS instruction execution
- Mapping instructions to datapath components
- Single long clock cycle per instruction