#### CS 61C:

**Great Ideas in Computer Architecture** Introduction to Assembly Language and MIPS Instruction Set Architecture Instructors: Bernhard Boser & Randy H. Katz http://inst.eecs.Berkeley.edu/~cs61c/fa16


#### Outline

- Assembly Language
- MIPS Architecture
- Registers vs. Variables
- MIPS Instructions
- C-to-MIPS Patterns
- And in Conclusion ...

### Outline

- Assembly Language
- MIPS Architecture
- Registers vs. Variables
- MIPS Instructions
- C-to-MIPS Patterns
- And in Conclusion ...


#### Levels of Representation/Interpretation




# What is the most used language in programming?

## Assembly Language

- Job of a CPU (Central Processing Unit, aka Core): execute instructions
- Instructions: CPU's primitives operations
  - Like a sentence: operations (verbs) applied to operands (objects) processed in sequence ...
  - With additional operations to change the sequence
- CPUs belong to "families," each implementing its own set of instructions
- CPU's particular set of instructions implements an Instruction Set Architecture (ISA)
  - Examples: ARM, Intel x86, MIPS, RISC-V,
     IBM/Motorola PowerPC (old Mac), Intel IA64, ...





#### Assembly Language

#### High Level Language





#### High Level Language

#### Assembly Language

#### **Clicker/Peer Instruction**

- For a given function, which programming language likely takes the most lines of code (from most to least)?
  - A: Python > MIPS > C
  - B: C > Python > MIPS
  - C: MIPS > Python > C

D: MIPS > C > Python

#### Instruction Set Architectures

- Early trend: add more instructions to new CPUs for elaborate operations
  - VAX architecture had an instruction to multiply polynomials!
- RISC philosophy (Cocke IBM, Patterson, Hennessy, 1980s) – Reduced Instruction Set Computing
  - Keep the instruction set small and simple, in order to build fast hardware
  - Let software do complicated operations by composing simpler ones

#### **MIPS Green Card**

	(I) MIPS	(2) MIPS	SION, A			ASCIL	_	Henry	ASC
purs	funct	(2) MIPS funct	Binary	Deci-		Char-	Deci-	Hexa- deci-	Char
31:26)	(5:0)	(5:0)	binary	mal	mal	actor	mal	mal	acte
(1)	s11	add	00000	0	0	NUL	64	40	6
		subf	00 0001	1	1	SOH	65	41	Ā
<b>1</b>	ar1	mul,	00 0010	2	2	STX	66	42	B
jal	610	div	00 0011	3	3	ETX	67	43	<u>c</u>
beq	sliv	agrt.	00 0100	4	4	EOT EN0	68 69	44	D E
bne blez	arly	abs∫ mov∫	00 0110	6	6	ACK	70	46	F
bgtz	stav	negf	00 0111	7	7	BEL	71	47	Ĝ
addi	jr		00 1000	8	8	BS	72	48	H
addin	jalr		00 1001	9	9	HT	73	49	I
alti	movz		00 1010	10		LF	74	4a	1
oltiu	movia		00 1011	11	b	VT	75	4b	ĸ
andi	syscall	round.w/	00 1100	12	c a	FF CR	76 77	4c 4d	L
ori xori	break	trune.w/	00 1110	14	d	SO	78	4e	N
lui	avoc	ceil.wf floor.wf		15	- ¥	SL	79	46	ö
	mfhi		01 0000	16	10	DLE	80	50	P
(2)	mthi		01 0001	17	11	DC1	81	51	Q
	mflo	novz,	01 0010	18	12	DC2	82	.52	R
	mtlo	novn/	01 0011	19	13	DC3	- 83	53	\$
			01 0100	20	14	DC4	84	54	Т
			01 0101 01 0110	21 22	15	NAK SYN	85 86	55 56	v
			01 0111	23	17	ETB	87	57	ŵ
	mult		01 1000	24	18	CAN	88	58	- <del>x</del>
	welte		01 1001	25	19	EM	89	59	Y
	div		01 1010	26	1a	SUB	90	Sa.	Z
	diva		01 1011	27	16	ESC	- 91	5b	(
			01 1100	28	le	FS	92	Se	
			01 1101	29 30	10	GS RS	93 94	5d 5e	1
			01 1110 01 1111	31	le 1f	US	95	51	
lb	add	cvt.s/	10 0000	32	20	Space	96	60	
lh	addu	cvt.d.	10 0001	33	21	1	97	61	8
1w1	aub		10 0010	34	22	-	98	62	b
lw	ordore		10 0011	35	23	8	99	63	c
Thu	and	CVL.W	10 0100	36	- 24	8	100	- 64	d
1.bu	0.5		10 0101	37	25	96	101	65	e
lwr	xor		10 0110	38 39	26	Å.	102	66	f
ab	nor		10 0111	40	27	-	103	67	
sh			10 1001	41	29	5	105	69	i
awl.	alt		10 1010	42	2a	- 4	106	6a	i
S'M	olto		10 1011	43	2b	+	107	66	- k
			10 1100	- 44	20		108	66	T
			10 1101	45	24	-	109	6d	m
SML			10 1110	46	20	;	110	66	п
cache	1.00		10 1111	47	21	0	111	6f 70	0
li lwcl	tige tigea	c.tf c.unf	11 0000	49	31	1	113	71	p
1wc2	tit	c.eq/	11 0010	50	32	2	114	72	7
pref	titu	c.peq.	11 0011	51	33	3	115	73	
	teq	c.olt/	11 0100	52	34	4	116	74	t
1dcl		c.ult.	11 0101	53	35	5	117	75	11
16c2	the	c.ole/	11 0110	54	36	6	118	76	v
		c.ule.	11 0111	55	37	7	119	77	w
sc.		e.st/	11 1000	56 57	38 39	8	120	78 79	X
awcl awc2		c.seo/	11 1010	58	39 3a		122	7a	y z
owce.		c.seq/		59	36		123	76	î
		c.lt/	11 1011	60	30	<	124	76	+
adc1		c.nge/	11 1101	61	34	-	125	74	- j.
96c2		c.le/	11 1110	62	30	>	126	7e	- ŵ
		c.ngt.	11 1111	63	36	2	127	75	DEI

(2) opcode(31:26) == 17<sub>ten</sub> (11<sub>hex</sub>); if fmt(25:21)==16<sub>ten</sub> (10<sub>hex</sub>) f = a (single); if fmt(25:21)-17 les (11 bes) f = d (double)

IECE .	754 FLOATIN	C. POINT					Ø			
STANDARD					IEEE 754 Symbols					
					Ex	ponent	Fractio		ect	
(-1) <sup>5</sup> >	(1 + Fraction)	× 2 <sup>(Expon</sup>	ent-Bias)			0	0	=	0	
	e Single Precis					0	<b>#</b> 0		morm	
	ble Precision Bi					MAX -		g ± FL P	I. Nun	
						MAX	0	±		
IEEE :	Single Precis	ion and			_	MAX	≠0	_	aN .	
Doubl	e Precision F	Formats:			S.P.	MAX	255, D.P.	MAX =	2047	
	S Exp	onent			Fra	ction				
	31 30	23 2	2					0		
	S Ex	ponent	_		F	raction	۶.	-		
	63 62		52 51					0		
MEMO	ORY ALLOCA				STAC	K FRA	ME	- 1264		
Ssp."	→ 7mm mobe	Sta	ck					High Mer	nory	
		`I					reument 6		resses	
			<u> </u>		Sfp-	-	gument 5	-		
		1 1	1 1		-	Save	d Register	5		
5 cm	♦1000 8000 <sub>he</sub>	Dynam	ic Data					Stac Gro		
alla.	wrone store he		These						wa	
	1000 0000 <sub>he</sub>	Static	Data			Loc	al Variable	8   <del> </del>	,	
	100		at		Ssp.	≁		-		
pc =	₱0040 0000be	<u> </u>						Low		
									nory resses	
	Oheo	Reso	rved							
DATA	ALIGNMENT									
			Dou	ble W	/ord				1	
		Word		T		W	ord			
	Halfword	110	lfword	1	falfwr		Halfw	have	1	
	Byte By			By		Byte	Byte	Byte	1	
	Dyte Dy	ic Dyn	- byte	- by	5	syne	Dyte	Byte	J	
	Value of t	three least	significan	at bits	of byte	address	(Big End	ian)		
EXCE	PTION CONT	ROL REG	GISTERS	S: CA	USE A	ND ST	ATUS			
	в		Inter	mupt		E	aception			
	D		M	15 K	- 11		Code			
	31		15		8	6	-	2		
				ding			U	BI		
			Inter	mupt	_		M	ЦĿ		
BD -	Branch Delay,	UM – Use	r Mode, E	L – E	xceptic	on Level	, IE -Inter	rupt Ena	blo	
EXCE	PTION CODE	S								
Nur	nber Name	Cause of I	aception	N	mber	Name	Cause of	Exception	10	
		(nterrupt ()			9	Вр	Breakpoin			
		idress Erro			10	RI	Reserved		00	
_ ⊢	(10)	ad or instru Idress Erro						option ocessor	-	
	5 Ades <sup>on</sup>	ston		- "I	11	CpU		lemented		
	6 IBE	Bus Er			12	Ov	Arithmeti			
	5.60 B.c	Instruction	an Hatak		-	100	10 million (1997)	and in such as the		

IBE 12 Ov Instruction Fetch Exception

Bus Error on DBE 13 Tr Trap 7 Load or Store Sys Syscall Exception FPE Floating Point Exception

#### SIZE PREFIXES (10<sup>x</sup> for Disk, Communication; 2<sup>x</sup> for Memory)


SI Size	Prefix	Symbol	IEC Size	Prefix	Symbol
103	Kilo-	K	210	Kibi-	Ki
106	Mega-	М	220	Mebi-	Mi
109	Giga-	G	230	Gibi-	Gi
1012	Tera-	Т	240	Tebi-	Ti
1015	Peta-	Р	250	Pebi-	Pi
1018	Exa-	E	260	Exbi-	Ei
1021	Zetta-	Z	270	Zebi-	Zi
1024	Yotta-	Y	200	Yobi-	Yi

#### 9/13/16

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Comp

https://inst.eecs.berkeley.edu/~cs61c/resources/MIPS\_Green\_Sheet.pdf

#### Inspired by the IBM 360 "Green Card"





			FOR.	
RAME	REFERENCE	0008	MAT.	OPENANDE
Auto full	AR	14	10	R1,R2
Add Icl	A	SA	RK.	R1,D2(X2,82)
Add Decimal (c.d)	AP	FA	55	D10L1.818,D20L2.828
Add Halfword (c)	AH	44	RX	R1,020(2,82)
Add Logical Ist	ALR	16	RR	R1,R2
Add Logical Isl	AL	58	RX.	R1,02(K2,82)
AND fel	NR	14	RX	R1,R2 R1,D2(K2,82)
AND fel AND fel	N	94	8	D10811.12
AND ILI	NC	04	55	D11L810.D21823
Branch and Link	BALR	05		81,82
Branch and Link	BAL	45	ROL	R1,02(K2,82)
Branch and Store Isl	BASR	00	RR	R1,R2
Enanch and Store (a)	BAS	40	RX.	R1.020(2.82)
Branch on Condition	BCR	0.7	P(R)	M1,82
Inanch on Condition	BC .	47	RX	M1,02(X2,82)
Branch on Count	BCTR.	06	RR.	R1,R2
Inanch on Count	BCT	46	PCK.	R1,020X2,831
branch on Index High	BICH	86	RS	R1,R3,02(82)
Iranch on Index Low or Equal		87	PIS.	R1,R3,02(82)
Compare 6d	CR	19	RR	R1,R2
Compare bit	C CP	59	RX 55	R1,D2(X2,82)
Compare Decimal Ic.dl Compare Halfword Ici	OH I	40	RX	D1(L1,810,D20L2,820 R1,D2(X2,821
Compare Logical (c)	CLR	15	RR	R1,R2
Compare Logical (c)	CL	55	RX.	R1.D2(X2.82)
Compare Lopical (c)	CLC	05	35	D11L810.021821
Compare Logical (c)	CLI	85	10	D10811.12
Convert to Binary	CVB	45	RX	R1.02(K2,82)
Convert to Decimal	CVD	40	ROK.	#1.D2(X2.#2)
Diagnose (al		83	51	
Divide	DR	10	8.8	R1.R2
Divide	D	50	RX	R1.02(X2,83)
Divide Decimal (d)	OP.	10	55	D1/L1.811,D2/L2.821
Edit (c,d)	ED	DE	55	D10L.810.024829
Edit and Mark 61,48	EDMK	DF	- 555	D10L,810,020823
Exclusive OR (c)	XR	17	RA	R1,R2
Exclusive OR (c)	x	\$7	RX	R1,D2(X2,82)
Exclusive OR (c)	X0	- 97	51	D1(81),12
Exclusi = OR (c)	XC	07	55	D10L,810,020820
Execute	EX	44	RX	R1,020(2,82)
Helt U/D Yough	HIO	H	51.	D10810
nert Chivacter	IC ISK	43	RX RB	R1,02(X2,82)
resert Stic rage Kay Sagel	LR	00		R1,R2
Load	5	18	RR	R1,R2 R1,D2(K2,82)
Load Address	ĩa	41	RX	R1,D2(X2,82)
Load and Test Isl	LTR	12	88	81,82
Load Complement (z)	LCR	13	88	81,82
cost Halfword	LH	40	RX.	R1,02(K2,82)
oud Multiple	LM	98	RS	R1.R3.02(82)
oud Multiple Control (a.p.)	LMC		85	R1,R3,D2(82)
Load Negative (c)	LNR	11	88	R1,R2
Load Positive (c)	LPR	10	RR	R1,R2
.cod PSW in pi	LPSW	82	51	D1(81)
Load Real Address Is, e.pl	LRA	81	BX.	#1,020X2,821
Acus	MIVE	82	- 54	010810,02
Aque	MVC	02	55	01(L,#11,02(82)
Apus Numerics	MVN	Dt	55	D11L,B11,D21829
And with Offset	MVO	F1	55	D11L1.811.031L2.821
Arve Zones	MVZ	DS	55	D111,811,02(82)
Autolaty	MIR	10	RR.	#1,R2
Autophy	M	SC.	RX	81,02132,825
Authority Decimal (d)	MP	FC	- 55	D11L1,811,021L2,821
Authiphy Halfword	MH	40	RX	R1,02(X2,82)
DHR 6c3	OR	16	<b>BR</b>	#1,#2
Diff. 4cl	0	56	RX	#1,020X2,829
an isi	01	046	-84	D11811.02


## Outline

- Assembly Language
- MIPS Architecture
- Registers vs. Variables
- MIPS Instructions
- C-to-MIPS Patterns
- And in Conclusion ...

#### **MIPS** Architecture

- MIPS: semiconductor company that built one of the first commercial RISC architectures (1984-2013, acquired by Imagination Technologies)
- Why MIPS instead of Intel x86 (or ARM)?
  - MIPS is simple, elegant; avoid getting bogged down in gritty details
  - MIPS (used to be) widely used in embedded apps, e.g., consumer electronics and network routers; x86 little used in embedded and lots more embedded computers than PCs
  - Nevertheless, cs61c migrating to ARM next semester!

#### End-Use Systems Markets (\$B) and Growth Rates



Source: IC Insights

## Number One in Digital Home CPUs



**Digital TV** 

Cable, Satellite & IPTV Set-top Boxes

**Blu-ray Disc Players** 

DVD; DVR

**Digital Cameras** 

Broadband CPE

WiFi Access Points and Routers

> \*IDC Research, 2008 embedded processor share







Israel, May 4, 2010 © 2010 MIPS Technologies, Inc. Proprietary and Confidential

#### **Assembly Variables: Registers**

- Unlike HLL like C or Java, assembly does not have *variables* as you know and love them
  - More primitive, closer what simple hardware can directly support
- Assembly operands are objects called <u>registers</u>
  - Limited number of special places to hold values, built directly into the hardware
  - Operations can only be performed on these!
- Benefit: Since registers are directly in hardware, they are very fast (faster than 1 ns - light travels 1 foot in 1 ns!!!)

## Outline

- Assembly Language
- MIPS Architecture
- Registers vs. Variables
- MIPS Instructions
- C-to-MIPS Patterns
- And in Conclusion ...

#### Number of MIPS Registers

- Drawback: Since registers are in hardware, there are a limited number of them
  - Solution: MIPS code must be carefully written to to efficiently use registers
- 32 registers in MIPS
  - Why 32? Smaller is faster, but too small is bad.
     Goldilocks principle ("This porridge is too hot; This porridge is too cold; this porridge is just right")
- Each MIPS register is 32 bits wide

– Groups of 32 bits called a word in MIPS ISA

### Names of MIPS Registers

- Registers are numbered from 0 to 31
- Each register can be referred to by number or name
- Number references:
   \$0, \$1, \$2, ... \$30, \$31
- For now:

- \$16 - \$23 → \$s0 - \$s7 (can hold things like C variables)

- \$8 - \$15  $\rightarrow$  \$t0 - \$t7 (can hold temporary variables)

– Later will explain other 16 register names

In general, use names to make your code more readable

#### C, Java Variables vs. Registers

- In C (and most HLLs):
  - Variables declared and given a type
    - Example: int fahr, celsius;

char a, b, c, d, e;

- Each variable can ONLY represent a value of the type it was declared (e.g., cannot mix and match *int* and *char* variables)
- In Assembly Language:
  - Registers have no type;
  - Operation determines how register contents are interpreted

## Outline

- Assembly Language
- MIPS Architecture
- Registers vs. Variables
- MIPS Instructions
- C-to-MIPS Patterns
- And in Conclusion ...

#### Addition and Subtraction of Integers

- Addition in Assembly
  - Example: add \$s0,\$s1,\$s2 (in MIPS)
  - Equivalent to: a = b + c (in C)

where C variables  $\Leftrightarrow$  MIPS registers are:

 $\mathsf{a} \Leftrightarrow \$s0, \mathsf{b} \Leftrightarrow \$s1, \mathsf{c} \Leftrightarrow \$s2$ 

- Subtraction in Assembly
  - Example: sub \$\$3,\$\$4,\$\$5 (in MIPS)
  - Equivalent to: d = e f (in C)

where C variables  $\Leftrightarrow$  MIPS registers are:

d 
$$\Leftrightarrow$$
 \$s3, e  $\Leftrightarrow$  \$s4, f  $\Leftrightarrow$  \$s5

#### Addition and Subtraction of Integers Example 1

- How to do the following C statement?
   a = b + c + d e;
- Break into multiple instructions add \$t0, \$s1, \$s2 # temp = b + c add \$t0, \$t0, \$s3 # temp = temp + d sub \$s0, \$t0, \$s4 # a = temp - e
- A single line of C may break up into several lines of MIPS
- Notice the use of temporary registers don't want to modify the variable registers \$s
- Everything after the hash mark on each line is ignored (comments)

#### Immediates

- Immediates are numerical constants
- They appear often in code, so there are special instructions for them
- Add Immediate:

addi \$s0,\$s1,-10 (in MIPS) f = g - 10 (in C)

where MIPS registers \$s0,\$s1 are associated with C variables **f**, **g** 

• Syntax similar to add instruction, except that last argument is a number instead of a register


## **Overflow in Arithmetic**

- Reminder: Overflow occurs when there is an error in arithmetic due to the limited precision in computers
- Example (4-bit unsigned numbers):
   <sup>15</sup>
   <sup>1111</sup>
   <u>+ 3</u>
   <u>+ 0011</u>
   <u>10010</u>
- But we don't have room for 5-bit solution, so the solution would be 0010, which is +2, and "wrong"


# Overflow handling in MIPS

- Some languages detect overflow (Ada), some don't (most C implementations)
- MIPS solution is two alternative arithmetic instructions:
  - <u>Cause overflow to be detected (e.g., calculations)</u>:
    - add (add)
    - add immediate (addi)
    - subtract (sub)
  - <u>Don't cause overflow detection (e.g., pointer arithmetic)</u>
    - add unsigned (addu)
    - add immediate unsigned (addiu)
    - subtract unsigned (subu)
- Compiler selects appropriate arithmetic
  - MIPS C compilers produce addu, addiu, subu

#### Break!




#### Data Transfer: Load from and Store to memory



#### Memory Addresses are in Bytes

- Data typically smaller than 32 bits, but rarely smaller than 8 bits (e.g., char type)—works fine if everything is a multiple of 8 bits
- 8 bit chunk is called a byte (1 word = 4 bytes)
- Memory addresses are really in *bytes*, not words
- Word addresses are 4 bytes apart
  - Word address is same as address of leftmost byte – most significant byte (i.e. Big-endian convention)

Most significant byte in a word



31 24 23 16 15 8 7 0 Most significant byte gets the smallest address 30

#### Transfer from Memory to Register

• C code

int A[100];g = h + A[3];

Using Load Word (1w) in MIPS:
 1w \$t0,12(\$s3) # Temp reg \$t0 gets A[3]
 add \$s1,\$s2,\$t0 #g=h+A[3]

Note: \$s3 – base register (pointer) 12 – offset in <u>bytes</u> Offset must be a constant known at assembly time

#### Transfer from Register to Memory

• C code

int A[100];
A[10] = h + A[3];

- Using Store Word (sw) in MIPS:
   lw \$t0,12(\$s3) # Temp reg \$t0 gets A[3]
   add \$t0,\$s2,\$t0 # Temp reg \$t0 gets h + A[3]
   sw \$t0,40(\$s3) # A[10] = h + A[3]
- Note: \$s3 base register (pointer) 12,40 – offsets in <u>bytes</u>

\$s3+12 and \$s3+40 must be multiples of 4

# Loading and Storing Bytes

- In addition to word data transfers (lw, sw), MIPS has byte data transfers:
  - load byte: lb
  - store byte: sb
- Same format as lw, sw
- E.g., lb \$s0,3(\$s1)
  - contents of memory location with address = sum of "3" + contents of register \$s1 is copied to the low byte position of register \$s0.

33



#### Speed of Registers vs. Memory

- Given that
  - Registers: 32 words (128 Bytes)
  - Memory: Billions of bytes (2 GB to 8 GB on laptop)
- and the RISC principle is...
  - Smaller is faster
- How much faster are registers than memory??
- About 100-500 times faster!
  - in terms of *latency* of one access

#### Administrivia

- HW #0 due tonight!
- Lab #1, Project #1 published (soon)
- Guerrilla Review sessions to start soon, possibly next week
  - C practice
- Three weeks to Midterm #1!
  - We have started working on it.


#### Laptops, Revisted

Updated March 17, 2016	http://financialaid.berkeley.edu/cost-attendance			
Academic Year 2016-17	Living in a Campus Residence Hall	Living in an On- Campus Apartment	Living in an Off- Campus Apartment	Living with Relatives
Direct Costs Charged by UC Berkeley				
Tuition and Fees	\$13,510	\$13,510	\$13,510	\$13,510
Room and Board	\$14,992*	\$12,050		
Total Direct Costs	\$28,502	\$25,560	\$13,510	\$13,510
Other Estimated Costs				
Housing and Utilities			\$7,546	\$2,738
Food	\$1,050	\$2,624	\$2,624	\$1,782
Books and Supplies	\$1,262	\$1,262	\$1,262	\$1,262
Personal	\$2,060	\$2,182	\$2,182	\$2,414
Transportation	\$544	\$746	\$746	\$1,686
Total Cost of Attendance	\$33,418*	\$32,374	\$27,870	\$23,392

#### Last Five Minutes, Please!




Randy Howard Katz updated his	Q Randy Howard	Katz	Randy	×
	cover photo.	About		
		I Marrie		
			ed	
		# From	San Francisco, California	
		🖄 Born o	on August 19, 1955	
(AF)		@ Knows	s American English, British Engli	
		Friends		
			George Porter Research scientist at Ucsd 171 Mutual Friends	
			James Landay Professor at Stanford Univer 189 Mutual Friends	
AS A			Frank Calabrese Works at Retired 13 Mutual Friends	
		1.	Drew Poling Assistant Department Manag 64 Mutual Friends	
Wendy Ascher and 13 others			See More	
Tap to Select a R	eaction	Photos		
Randy Howard Katz				
3 hrs - M				
Facebook is so cool it has a special live low				
News Feed	Requests Messenger	Notifications More		



# STAR TREK Convention Acid RANDY KATZ FEBRUARY 16, 17, 18 & 19, 1973

a strength and

#### **Break!**



### Outline

- Assembly Language
- MIPS Architecture
- Registers vs. Variables
- MIPS Instructions
- C-to-MIPS Patterns
- And in Conclusion ...

#### **MIPS Logical Instructions**

- Useful to operate on fields of bits within a word — e.g., characters within a word (8 bits)
- Operations to pack /unpack bits into words
- Called *logical operations*

Logical	С	Java	MIPS
operations	operators	operators	instructions
Bit-by-bit AND	&	&	and
Bit-by-bit OR			or
Bit-by-bit NOT	$\sim$	$\sim$	not
Shift left	<<	<<	sll
Shift right	>>	>>	srl

## Logic Shifting

- Shift Left: sll \$s1, \$s2, 2 #s1=s2<<2
  - Store in \$s1 the value from \$s2 shifted 2 bits to the left (they fall off end), inserting 0's on right; << in C</li>

Before: 0000 0002<sub>hex</sub> 0000 0000 0000 0000 0000 0000 0010<sub>two</sub>

After: 0000 000<u>8<sub>hex</sub></u> 0000 0000 0000 0000 0000 0000 10<u>00<sub>two</sub></u>

What arithmetic effect does shift left have?

Shift Right: srl is opposite shift; >>

### **Arithmetic Shifting**

- Shift right arithmetic moves *n* bits to the right (insert high order sign bit into empty bits)
- For example, if register \$s0 contained
   1111 1111 1111 1111 1111 1110 0111<sub>two</sub>= -25<sub>ten</sub>
- If executed sra \$s0, \$s0, 4, result is:
   1111 1111 1111 1111 1111 1111 1110<sub>two</sub>= -2<sub>ten</sub>
- Unfortunately, this is NOT same as dividing by 2<sup>n</sup>
  - Fails for odd negative numbers
  - C arithmetic semantics is that division should round towards 0

### **Computer Decision Making**

- Based on computation, do something different
- In programming languages: *if*-statement
- MIPS: *if*-statement instruction is beq register1, register2, L1 means: go to statement labeled L1 if (value in register1) == (value in register2)
  - ....otherwise, go to next statement
- beq stands for branch if equal
- Other instruction: bne for branch if not equal

### **Types of Branches**

• **Branch** – change of control flow

 Conditional Branch – change control flow depending on outcome of comparison

 branch if equal (beq) or branch if not equal (bne)

- Unconditional Branch always branch
  - a MIPS instruction for this: jump (j)

#### Example *if* Statement

- Assuming translations below, compile *if* block
  - $f \rightarrow \$s0$   $g \rightarrow \$s1$   $h \rightarrow \$s2$
  - $i \rightarrow \$s3 \quad j \rightarrow \$s4$

- May need to negate branch condition

#### Example *if-else* Statement

- Assuming translations below, compile
- $f \rightarrow \$s0 \quad g \rightarrow \$s1 \quad h \rightarrow \$s2$  $i \rightarrow \$s3$   $i \rightarrow \$s4$ if (i == j) bne \$s3,\$s4,Else add \$s0,\$s1,\$s2 f = q + h;j Exit else f = q - h; Else: sub \$s0,\$s1,\$s2 Exit:

## Inequalities in MIPS

- Until now, we've only tested equalities

   (== and != in C);
   General programs need to test < and > as well.
- Introduce MIPS Inequality Instruction: "Set on Less Than"
  - Syntax: slt reg1, reg2, reg3
  - Meaning: if (reg2 < reg3)

```
reg1 = 1;
else reg1 = 0;
```

```
"set" means "change to 1",
"reset" means "change to 0".
9/13/16
```

## Inequalities in MIPS (cont)

- How do we use this? Compile by hand: if (g < h) goto Less; #g:\$s0, h:\$s1</li>
- Answer: compiled MIPS code...

# \$t0 = 1 if g<h # if \$t0!=0 goto Less

- Register \$zero always contains the value 0, so bne and beq often use it for comparison after an slt instruction
- sltu treats registers as unsigned

## Inequalities in MIPS (cont)

- How do we use this? Compile by hand: if (g < h) goto Less; #g:\$s0, h:\$s1
- Answer: compiled MIPS code...

slt \$t0,\$s0,\$s1 bne \$t0,\$zero,Less # if \$t0!=0 goto Less

# \$t0 = 1 if g<h

- Register \$zero always contains the value 0, so bne and beq often use it for comparison after an slt instruction
- sltu treats registers as unsigned

### Immediates in Inequalities

 slti an immediate version of slt to test against constants

Loop: . . .

slti \$t0,\$s0,1

beq \$t0,\$zero,Loop # goto Loop

- # \$t0 = 1 if # \$s0<1 # sete Teen
- # gold Loop # if \$t0==0
- # (if (\$s0>=1))

### Loops in C/Assembly

• Simple loop in C; A[] is an array of ints

• Use this mapping: g, h, i, j, &A[0] \$\$1, \$\$2, \$\$3, \$\$4, \$\$5

Loop:


#### Software Engineer

**Native Range** 

Nerdious Geekius

The elusive Software Engineer is a nocturnal creature, rarely found at their desks before 10 or 11 in the morning, but often staying late into the night. They dislike being interrupted while at work, and it theorized that their penchant for twilight hours is an evolutionary adaptation to reduce breaks in their trancelike state of coding.

Not surprisingly, Software Engineers are solitary creatures, except for occasional gatherings called "code reviews." In these gatherings, engineers gently pace around a clearing, sizing up each other's work. Although occasional battles will erupt, they mostly end without injury and the engineer will retreat to their desk and continue to hibernate.



**Diet:** Pizza, caffeinated Beverages, Potato chips

**Conservation Status:** Endangered due to poaching and head hunting.

**Fun Fact:** Software Engineers have been known to kill each other in brutal fights over identation styles



#### **BBC** AMERICA



#### STAR TREK: 50TH ANNIVERSARY MARATHON Uncut. Remastered. High Definition. Starting thursday at 8:30/7:30C »