Review: Address Translation and Protection

- Every instruction and data access needs address translation and protection checks.

Good VM design should be fast (~one cycle) and space efficient.

Review: Hierarchical Page Tables

- In a two-level page table, each reference becomes three memory accesses.
- Solution: Cache some translations in TLB.

Review: Translation Lookaside Buffers (TLB)

- Address translation is very expensive!
- Solution: Cache some translations in TLB.

VM-related Events in Pipeline

- Handling a TLB miss needs a hw or sw mechanism to refill TLB.
- Handling a page fault (e.g., page is on disk) needs precise trap.
- Protection violation may abort process.

Address Translation: Putting it all Together

- TLB Lookup:
- Page Table:
- Update TLB:
- Protection Check:
- Physical Address:
- Page Fault (OS boots page)
Review: I/O

- "Memory mapped I/O": Device control/data registers mapped to CPU address space
- CPU synchronizes with I/O device:
  - Polling
  - Interrupts
- "Programmed I/O":
  - CPU executes I/O instructions for all data movement to/from devices
  - CPU spends time doing two things:
    1. Getting data from device to main memory
    2. Using data to compute

Reality Check!

- "Memory mapped I/O": Device control/data registers mapped to CPU address space
- CPU synchronizes with I/O device:
  - Polling
  - Interrupts
- "Programmed I/O": DMA
  - CPU executes I/O instructions for all data movement to/from devices
  - CPU spends time doing 2 things:
    1. Getting data from device to main memory
    2. Using data to compute

Outline

- Direct Memory Access
- Review: Disks
- Networking
- Storage Attachment Evolution
- Rack Scale Memory
- And in Conclusion ...

What’s Wrong with Programmed I/O?

- Not ideal because ...
  1. CPU has to execute all transfers, could be doing other work
  2. Device speeds don’t align well with CPU speeds
  3. Energy cost of using beefy general-purpose CPU where simpler hardware would suffice
- Until now CPU has sole control of main memory
- 5% of CPU cycles on Google Servers spent in memcpy() and memmove() library routines!*  
*Kanev et al., “Profiling a warehouse-scale computer,” ICASA 2015, (June 2015), Portland, OR.

PIO vs. DMA

[Diagram showing PIO and DMA]
Direct Memory Access (DMA)

- Allows I/O devices to directly read/write main memory
- New Hardware: the DMA Engine
- DMA engine contains registers written by CPU:
  - Memory address to place data
  - # of bytes
  - I/O device #, direction of transfer
  - unit of transfer, amount to transfer per burst

Operation of a DMA Transfer

[Diagram showing the flow of a DMA transfer]

DMA: Incoming Data

1. Receive interrupt from device
2. CPU takes interrupt, begins transfer
   - Instructs DMA engine/device to place data @ certain address
3. Device/DMA engine handle the transfer
   - CPU is free to execute other things
4. Upon completion, Device/DMA engine interrupt the CPU again

DMA: Outgoing Data

1. CPU decides to initiate transfer, confirms that external device is ready
2. CPU begins transfer
   - Instructs DMA engine/device that data is available @ certain address
3. Device/DMA engine handle the transfer
   - CPU is free to execute other things
4. Device/DMA engine interrupt the CPU again to signal completion

DMA: Some New Problems

- Where in the memory hierarchy do we plug in the DMA engine? Two extremes:
  - Between L1S and CPU:
    - Pro: Free coherency
    - Con: Trash the CPU's working set with transferred data
  - Between Last-level cache and main memory:
    - Pro: Don't mess with caches
    - Con: Need to explicitly manage coherency

Outline

- Direct Memory Access
- Disks
- Networking
- And in Conclusion...
Computer Memory Hierarchy
One of our “Great Ideas”

Storage-Centric View of the Memory Hierarchy

Historical Cost of Computer Memory and Storage

Disk Device Performance (1/2)

But wait!

• Performance estimates are different in practice
  • Modern disks have on-disk caches, which are hidden from the outside world
    — Generally, what limits real performance is the on-disk cache access time

Disk Device Performance (2/2)

• Average values to plug into the formula:
  • Rotation Time: Average distance of sector from head?
    — 1/2 time of a rotation
      • 7200 Revolutions Per Minute = 120 Rev/sec
      • 1 revolution = 1/120 sec = 8.33 milliseconds
      • 1/2 rotation = 4.17 ms
  • Seek time: Average no. tracks to move arm?
    — Number of tracks/3 (see C186 for the math)
    — Then, seek time = number of tracks moved x time to move across one track
Flash Memory / SSD Technology

- NMOS transistor with an additional conductor between gate and source/drain which "traps" electrons. The presence/absence is a 1 or 0
- Memory cells can withstand a limited number of program-erase cycles. Controllers use a technique called wear leveling to distribute writes as evenly as possible across all the flash blocks in the SSD.

Administrivia (1/2)

- Project 3.2 (Performance Contest) has been released
  - Up to 5 extra credit points for the highest speedups
- Final exam:
  - 14 December, 7-10 PM @ TBA
  - Contact head TA (Steven Ho) about conflicts if you haven’t been contacted yet
  - Review Lectures and Book with eye on the important concepts of the course
- Review Session Fri Dec 8, 5-8 PM @TBA
- Electronic Course Evaluations starting this week! See https://course-evaluations.berkeley.edu

Administrivia (2/2)

- HW6 party tonight (Nov 21) in the Woz from 5-8 PM
- No discussions or labs this week!
  - Labs resume Monday after Thanksgiving
  - Lab 11 due in any lab before December 1
  - Lab 13 due in any OH before December 8
- Homework 6 due tomorrow night
- Project 4 to be released Friday latest
- Homework 7 to be released Monday after break

A Case for Redundant Arrays of Inexpensive Disks (RAID)

David A. Patterson, Garth A. Gibson and Randy H. Katz

ECOS Department
University of California, Berkeley
Technical Report EECS-87-391

December 1987

http://www2.leroi.berkeley.edu/Pubs/techrep/189/EECS-87-391.pdf

RAID is an example of the idea that performance increases with the number of bits used to store data. The key idea is to use multiple disks in parallel to increase the performance of a system. The performance of a system with RAID is shown to be significantly higher than a single disk system.

Winners of the Project 3 Performance Competition!

Happy Birthday Internet! 11/21/69
CS61c in the News: Supercomputer in a File Drawer
"The Raspberry Pi modules let developers figure out how to write this software and get it to work reliably without having a dedicated testbed of the same size, which would cost a quarter billion dollars and use 25 megawatts of electricity."
Gary Grider, leader of the High Performance Computing Division

Peer Instruction Question
• We have the following disk:
  – 15000 Cylinders, 1 ms to cross 1000 Cylinders
  – 15000 RPM = 4 ms per rotation
  – Want to copy 1 MB, transfer rate of 1000 MB/s
  – 1 ms controller processing time
• What is the access time using our model?

Disk Access Time = Seek Time + Rotation Time + Transfer Time + Controller Processing Time

Networks: Talking to the Outside World
• Originally sharing I/O devices between computers
  – E.g., printers
• Then communicating between computers
  – E.g., file transfer protocol
• Then communicating between people
  – E.g., e-mail
• Then communicating between networks of computers
  – E.g., file sharing, www, ...

Outline
• Direct Memory Access
• Disks
• Networking
  • Storage Attachment Evolution
  • Rack Scale Memory
• And in Conclusion ...

The Internet (1962)
• History
  – 1963: JCR Licklider, while at DoD’s ARPA, writes a memo describing desire to connect the computers at various research universities: Stanford, Berkeley, UCLA, ...
  – 1969: ARPA deploys 4 “nodes” @ UCLA, SRI, Utah, & UCSB
  – 1973 Robert Kahn & Vint Cerf invent TCP, now part of the Internet Protocol Suite
• Internet growth rates
  – Exponential since start!

www.computerhistory.org/internet_history
www.greatachievements.org/750073
en.wikipedia.org/wiki/Internet_Protocol_Suite

• “System of interlinked hypertext documents on the Internet”
• History
  – 1945: Vannevar Bush describes hypertext system called “memex” in article
  – 1989: Sir Tim Berners-Lee proposed and implemented the first successful communication between a Hypertext Transfer Protocol (HTTP) client and server using the internet.
  – ~2000 Dot-com entrepreneurs rushed in, 2001 bubble burst
• Today: Access anywhere!

Shared vs. Switch-Based Networks

• Shared vs. Switched:
  • Shared: 1 at a time (CSMA/CD)
  • Switched: pairs (“point-to-point” connections) communicate at same time
• Aggregate bandwidth (BW) in switched network is many times that of shared:
  • Point-to-point faster since no arbitration, simpler interface

What Makes Networks Work?

• Links connecting switches and/or routers to each other and to computers or devices
  • Ability to name the components and to route packets of information - messages - from a source to a destination
• Layering, redundancy, protocols, and encapsulation as means of abstraction (61C big idea)

Software Protocol to Send and Receive

• SW Send steps
  1. Application copies data to OS buffer
  2. OS calculates checksum, starts timer
  3. OS sends data to network interface HW and says start
• SW Receive steps
  1. OS copies data from network interface HW to OS buffer
  2. OS calculates checksum, if OK, send ACK, if not, delete message (sender resends when timer expires)
• Ensure the destination received the data
• Create data at the sender and make use of the data at the receiver

Networks are like Ogres

https://www.youtube.com/watch?v=_bMcXVe8zIs

Protocols for Networks of Networks?

What does it take to send packets across the globe?

• Bits on wire or air
• Packets on wire or air
• Delivery packets within a single physical network
• Deliver packets across multiple networks
• Ensure the destination received the data
• Create data at the sender and make use of the data at the receiver
Protocol for Networks of Networks?
Lots to do and at multiple levels!
Use abstraction to cope with complexity of communication
• Networks are like onions
  • Hierarchy of layers:
    - Application (chat client, game, etc.)
    - Transport (TCP, UDP)
    - Network (IP)
    - Data Link Layer (ethernet)
    - Physical Link (copper, wireless, etc.)

Protocol Family Concept
• Protocol: packet structure and control commands to manage communication
• Protocol families (suites): a set of cooperating protocols that implement the network stack
• Key to protocol families is that communication occurs logically at the same level of the protocol, called peer-to-peer...
  ...but is implemented via services at the next lower level
• Encapsulation: carry higher level information within lower level "envelope"

Inspiration ...
• CEO A writes letter to CEO B
  • Folds letter and hands it to assistant
  • Assistant: Dear Bill,
    – Puts letter in envelope with CEO B’s full name
    – Takes to FedEx
  • FedEx Office
    – Puts letter in larger envelope
    – Puts name and street address on FedEx envelope
    – Puts package on FedEx delivery truck
  • FedEx delivers to other company

The Path of the Letter
“Peers” on each side understand the same things
No one else needs to
Lowest level has most packaging

Protocol Family Concept

Most Popular Protocol for Network of Networks
• Transmission Control Protocol/Internet Protocol (TCP/IP)
• This protocol family is the basis of the Internet, a WAN (wide area network) protocol
  – IP makes best effort to deliver
  – Packets can be lost, corrupted
  – TCP guarantees delivery
  – TCP/IP so popular it is used even when communicating locally: even across homogeneous LAN (local area network)
TCP/IP Packet, Ethernet Packet, Protocols

- Application sends message
- TCP breaks into 64KiB segments, adds 20B header
- IP adds 20B header, sends to network
- If Ethernet, broken into 1500B packets with headers, trailers

Outline

- Direct Memory Access
- Disks
- Networking
- Storage Attachment Evolution
- Rack Scale Memory
- And in Conclusion ...

Storage Attachment Evolution

- Disk Enterprise (DE)
- Storage Area Networks (SAN)
Outline

• Direct Memory Access
• Disks
• Networking
• Storage Attachment Evolution
  • Rack Scale Memory
  • And in Conclusion ...

Storage Class Memory aka Rack-Scale Memory

• High bandwidth and low latency through a simplified interface based on memory semantics (i.e., ld/st), scalable from tens to several hundred GB/sec of bandwidth, with sub-100 nanosecs load-to-use memory latency
• Supports scalable memory pools and resources for real-time analytics and in-memory applications (i.e., map-reduce)
• Highly software compatible with no required changes to the operating system
• Scales from simple, low cost connectivity to highly capable, rack scale interconnect

Storage Class Memory aka Rack-Scale Memory

System memory is flat or shrinking
  • Memory bandwidth per core continues to decrease
  • Memory capacity per core is generally flat
  • Memory is changing on a different cadence compared to the CPU
• Data is growing
  • Data that requires real-time analysis is growing exponentially
  • The value of the analysis decreases if it takes too long to provide insights
• Industry needs an open architecture to solve the problems
  • Memory tiers will become increasingly important
  • Rack-scale composability requires a high bandwidth, low latency fabric
  • Must seamlessly plug into existing ecosystems without requiring OS changes
Remote Direct Memory Access

Outline

- Direct Memory Access
- Disks
- Networking
- Rack Scale Memory
- And, in Conclusion ...

“And, in Conclusion...”

- I/O gives computers their 5 senses
- I/O speed range is 100-million to one
- DMA to avoid wasting CPU time on data transfers
- Disks for persistent storage, being replaced by flash and emerging “storage class memory”
- Networks: computer-to-computer I/O
  - Protocol suites allow networking of heterogeneous components. Great idea: Layers and Abstraction
  - Emerging class: Rack-scale/Storage-class Memory accessible over RDMA or other network interconnect