



UC Berkeley  
Teaching Professor  
Dan Garcia

# CS61C

## Great Ideas in **Computer Architecture** (a.k.a. Machine Structures)



UC Berkeley  
Professor  
Bora Nikolić

## RISC-V Assembly Language

# Great Idea #1: Abstraction (Levels of Representation/Interpretation)

High Level Language  
Program (e.g., C)

```
temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;
```

| Compiler

Assembly Language  
Program (e.g., RISC-V)

|    |     |         |
|----|-----|---------|
| lw | x3, | 0 (x10) |
| lw | x4, | 4 (x10) |
| sw | x4, | 0 (x10) |
| sw | x3, | 4 (x10) |

Anything can be represented  
as a number,  
i.e., data or instructions

| Assembler



Machine Language  
Program (RISC-V)

|      |      |      |      |      |      |      |      |      |      |
|------|------|------|------|------|------|------|------|------|------|
| 1000 | 1101 | 1110 | 0010 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 1000 | 1110 | 0001 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 | 0100 |
| 1010 | 1110 | 0001 | 0010 | 0000 | 0000 | 0000 | 0000 | 0000 | 0000 |
| 1010 | 1101 | 1110 | 0010 | 0000 | 0000 | 0000 | 0000 | 0000 | 0100 |

| Hardware Architecture Description  
(e.g., block diagrams)

| Architecture Implementation

Logic Circuit Description  
(Circuit Schematic Diagrams)



# Assembly Language

- Basic job of a CPU: execute lots of *instructions*.
- Instructions are the primitive operations that the CPU may execute.
  - Like a sentence: operations (verbs) applied to operands (objects) processed in sequence ...
- Different CPUs implement different sets of instructions. The set of instructions a particular CPU implements is an *Instruction Set Architecture (ISA)*.
  - Examples: ARM (cell phones), Intel x86 (i9, i7, i5, i3), IBM Power, IBM/Motorola PowerPC (old Macs), MIPS, RISC-V, ...


# Book: Programming From the Ground Up

*“A new book was just released which is based on a new concept - teaching computer science through assembly language (Linux x86 assembly language, to be exact). This book teaches how the machine itself operates, rather than just the language. I've found that the key difference between mediocre and excellent programmers is whether or not they know assembly language. **Those that do tend to understand computers themselves at a much deeper level.** Although [almost!] unheard of today, this concept isn't really all that new -- there used to not be much choice in years past. Apple computers came with only BASIC and assembly language, and there were books available on assembly language for kids. This is why the old-timers are often viewed as 'wizards': they **had** to know assembly language programming.”*

Berkeley  
UNIVERSITY OF CALIFORNIA

-- slashdot.org comment, 2004-02-05

RISC-V (4)



# Instruction Set Architectures

- Early trend was to add more and more instructions to new CPUs to do elaborate operations
  - VAX architecture had an instruction to multiply polynomials!
- RISC philosophy (Cocke IBM, Patterson, Hennessy, 1980s) – Reduced Instruction Set Computing
  - Keep the instruction set small and simple, makes it easier to build fast hardware.
  - Let software do complicated operations by composing simpler ones.
  - This went against the convention wisdom of the time.  
(he who laughs last, laughs best)

# Patterson and Hennessy win Turing!





# RISC-V Architecture

IBM 360 Green Card

- New open-source, license-free ISA spec
  - Supported by growing shared software ecosystem
  - Appropriate for all levels of computing system, from microcontrollers to supercomputers
  - 32-bit, 64-bit, and 128-bit variants  
(we're using 32-bit in class, textbook uses 64-bit)

## ▪ Why RISC-V instead of Intel 80x86?

- RISC-V is simple, elegant.  
Don't want to get bogged down in gritty details.
- RISC-V has exponential adoption

<https://cs61c.org/resources/>


RISC-V (7)

| IBM System/360 Reference Data  |                  |     |     |     |  |
|--|------------------|-----|-----|-----|--|
| <small>NAME      MNEMONIC      MODE      OF      MAT      COMMENTS</small> |                  |     |     |     |  |
| Add  | ADD              | S,A | R/R | R/R |  |
| Add Immediate  | ADDI             | A,P | R/R | R/R |  |
| Add Logical  | ADLI             | A,P | R/R | R/R |  |
| And  | AND              | S,A | R/R | R/R |  |
| And Immediate  | ANDI             | A,P | R/R | R/R |  |
| Branch   | BRANCH           | S,B | R/R | R/R |  |
| Branch and Store   | BRANCH&STORE     | S,B | R/R | R/R |  |
| Branch on Condition  | BRANCHONCOND     | S,B | R/R | R/R |  |
| Branch on Condition or Equal   | BRANCHONCONDOREQ | S,B | R/R | R/R |  |
| Component  | COMPONENT        | C,P | R/R | R/R |  |
| Component Load   | COMPONENTLD      | C,L | R/R | R/R |  |
| Component Load/Store   | COMPONENTLD&ST   | C,L | R/R | R/R |  |
| Convert to Floating  | CONVERTTOFLOAT   | C,F | R/R | R/R |  |
| Divide   | DIVIDE           | C,R | R/R | R/R |  |
| Divide Double  | DIVIDE.D         | C,R | R/R | R/R |  |
| Divide Double/Load   | DIVIDE.D&LD      | C,R | R/R | R/R |  |
| Divide Double/Store  | DIVIDE.D&ST      | C,R | R/R | R/R |  |
| Divide Single  | DIVIDES          | C,R | R/R | R/R |  |
| Divide Single/Load   | DIVIDES&LD       | C,R | R/R | R/R |  |
| Divide Single/Store  | DIVIDES&ST       | C,R | R/R | R/R |  |
| Insert One's Comp  | INSERTONESCOMP   | C,R | R/R | R/R |  |
| Load Address   | LOADADDR         | L,A | R/R | R/R |  |
| Load Complement  | LOADCOMPL        | L,C | R/R | R/R |  |
| Load Double  | LOADDOUBLE       | L,D | R/R | R/R |  |
| Load Double/Load   | LOADDOUBLE&LD    | L,D | R/R | R/R |  |
| Load Double/Store  | LOADDOUBLE&ST    | L,D | R/R | R/R |  |
| Load Immediate   | LOADIMM          | L,I | R/R | R/R |  |
| Load Immediate/Load  | LOADIMM&LD       | L,I | R/R | R/R |  |
| Load Immediate/Store   | LOADIMM&ST       | L,I | R/R | R/R |  |
| Load Single  | LOADS            | L,S | R/R | R/R |  |
| Load Single/Load   | LOADS&LD         | L,S | R/R | R/R |  |
| Load Single/Store  | LOADS&ST         | L,S | R/R | R/R |  |
| Multiply   | MUL              | S,B | R/R | R/R |  |
| Multiply Double  | MULD             | S,B | R/R | R/R |  |
| Multiply Double/Load   | MULD&LD          | S,B | R/R | R/R |  |
| Multiply Double/Store  | MULD&ST          | S,B | R/R | R/R |  |
| Multiply Single  | MULS             | S,B | R/R | R/R |  |
| Multiply Single/Load   | MULS&LD          | S,B | R/R | R/R |  |
| Multiply Single/Store  | MULS&ST          | S,B | R/R | R/R |  |
| Not  | NOT              | S,B | R/R | R/R |  |
| Not Immediate  | NOTI             | S,B | R/R | R/R |  |
| Or   | OR               | S,A | R/R | R/R |  |
| Or Immediate   | ORI              | A,P | R/R | R/R |  |
| Shift Left   | SHL              | S,B | R/R | R/R |  |
| Shift Right  | SHR              | S,B | R/R | R/R |  |
| Shift Right Unsigned   | SHRU             | S,B | R/R | R/R |  |
| Subtract   | SUBTRACT         | S,B | R/R | R/R |  |
| Subtract Immediate   | SUBTRACTI        | S,B | R/R | R/R |  |
| Swap   | SWAP             | S,B | R/R | R/R |  |
| Xor  | XOR              | S,B | R/R | R/R |  |
| Xor Immediate  | XORI             | A,P | R/R | R/R |  |


| RISC-V Reference Data  |      |                               |   |      |  |  |  |  |  |  |
|--|------|-------------------------------|---|------|--|--|--|--|--|--|
| <small>RV32I BASE INSTRUCTION INSTRUCTIONS, in alphabetical order</small>  |      |                               |   |      |  |  |  |  |  |  |
| MNEMONIC   | FMT  | NAME                          | DESCRIPTION (in Verilog)                    | NOTE |  |  |  |  |  |  |
| addi,adui  | I    | ADD (Word)                    | $R[rd] = R[s1] + I[R[s2]]$                  | 1)   |  |  |  |  |  |  |
| addiu,adui   | I    | ADD Immediate (Word)          | $R[rd] = R[s1] + imm[16]$                   | 1)   |  |  |  |  |  |  |
| and  | I    | AND                           | $R[rd] = R[s1] \& R[s2]$                    |      |  |  |  |  |  |  |
| andi   | I    | AND Immediate                 | $R[rd] = R[s1] \& imm[16]$                  |      |  |  |  |  |  |  |
| auipc  | I    | Add Upper Immediate to PC     | $R[rd] = PC + imm[12]00$                    |      |  |  |  |  |  |  |
| beq  | S,B  | Branch EQ/Not                 | $R[rd] = R[s1] == R[s2]$                    |      |  |  |  |  |  |  |
| bge  | S,B  | Branch Greater than or Equal  | $R[rd] = R[s1] >= R[s2]$                    |      |  |  |  |  |  |  |
| bgeu   | S,B  | Branch > Unsigned             | $R[rd] = R[s1] > R[s2]$                     |      |  |  |  |  |  |  |
| blt  | S,B  | Branch Less Than              | $R[rd] = R[s1] < R[s2]$                     |      |  |  |  |  |  |  |
| bltu   | S,B  | Branch Less Than Unsigned     | $R[rd] = R[s1] < R[s2]$ PC-PC+imm[16]       |      |  |  |  |  |  |  |
| ne   | I    | Branch Not Equal              | $R[rd] = R[s1] != R[s2]$ PC-PC+imm[16]      |      |  |  |  |  |  |  |
| ecrc   | I    | Cont. Stat. RegRead&Clear     | $R[rd] = CSR_CSR == CSR \& R[rs1]$          |      |  |  |  |  |  |  |
| extc   | I    | Cont. Stat. RegRead&Set       | $R[rd] = CSR_CSR == CSR \& imm$             |      |  |  |  |  |  |  |
| csrr   | I    | Cont. Stat. RegRead&Set       | $R[rd] = CSR_CSR == CSR   imm$              |      |  |  |  |  |  |  |
| casr   | I    | Cont. Stat. RegRead&Set       | $R[rd] = CSR_CSR == CSR   imm$              |      |  |  |  |  |  |  |
| carw   | I    | Cont. Stat. RegRead&Write     | $R[rd] = CSR_CSR == CSR   R[rs1]$           |      |  |  |  |  |  |  |
| carwr  | I    | Cont. Stat. Reg Read&Write    | $R[rd] = CSR_CSR == imm$                    |      |  |  |  |  |  |  |
| shbreak  | I    | Environment BRAK              | Transfer control to debugger                |      |  |  |  |  |  |  |
| ecall  | I    | Environment CALL              | Transfer control to operating system        |      |  |  |  |  |  |  |
| fence  | I    | Synch thread                  | Synchronizes threads                        |      |  |  |  |  |  |  |
| fence.i  | I    | Synch Inst & Data             | Synchronizes writes to instruction          |      |  |  |  |  |  |  |
| jal  | I    | Jump & Link                   | $R[rd] = PC[4:1] == PC + imm[16]$           |      |  |  |  |  |  |  |
| jalr   | I    | Jump & Link Register          | $R[rd] = R[s1] + imm[16]$                   |      |  |  |  |  |  |  |
| lb   | I    | Load Byte                     | $R[rd] = R[s1][7:0]$                        |      |  |  |  |  |  |  |
| lh   | I    | Load Halfword Unsigned        | $R[rd] = M[31:0](R[s1]+imm[7:0])$           |      |  |  |  |  |  |  |
| ls   | I    | Load Doubleword               | $R[rd] = M[63:0](R[s1]+imm[15:0])$          |      |  |  |  |  |  |  |
| lbz  | I    | Load Halfword                 | $R[rd] = (48[M][15:MR[s1]+imm[15:0]])$      |      |  |  |  |  |  |  |
| lbu  | I    | Load Halfword Unsigned        | $R[rd] = (48[M][0:MR[s1]+imm[15:0]])$       |      |  |  |  |  |  |  |
| lui  | I    | Load Upper Immediate          | $R[rd] = imm[27:0]$                         |      |  |  |  |  |  |  |
| lw   | I    | Load Word                     | $R[rd] = R[s1][31:0]$                       |      |  |  |  |  |  |  |
| lwz  | I    | Load Word Unsigned            | $R[rd] = (32[M][31:MR[s1]+imm[31:0]])$      |      |  |  |  |  |  |  |
| or   | I    | OR                            | $R[rd] = R[s1]   R[s2]$                     |      |  |  |  |  |  |  |
| ori  | I    | OR Immediate                  | $R[rd] = R[s1]   imm[16]$                   |      |  |  |  |  |  |  |
| sb   | S    | Store Byte                    | $M[R[s1]+imm[3:0]] = R[s2][7:0]$            |      |  |  |  |  |  |  |
| sd   | S    | Store Doubleword              | $M[R[s1]+imm[3:0]] = R[s2][31:0]$           |      |  |  |  |  |  |  |
| shll,shlw  | I    | Shift Left Immediate (Word)   | $R[rd] = R[s1] << imm[1:0]$                 | 1)   |  |  |  |  |  |  |
| shlti  | I    | Shift Left Immediate (Word)   | $R[rd] = R[s1] << imm[1:0]$                 | 2)   |  |  |  |  |  |  |
| slti   | I    | Set Less Than                 | $R[rd] = R[s1] < R[s2]$                     | 1)   |  |  |  |  |  |  |
| sltiu  | I    | Set Less Than Unsigned        | $R[rd] = R[s1] < imm[1:0]$                  | 2)   |  |  |  |  |  |  |
| sra  | I    | Shift Right Arithmetic (Word) | $R[rd] = R[s1] >> R[s2]$                    | 1,5) |  |  |  |  |  |  |
| srl,shrl   | I    | Shift Right Logical (Word)    | $R[rd] = R[s1] >> R[s2]$                    | 1)   |  |  |  |  |  |  |
| srri,shri  | I    | Shift Right Immediate (Word)  | $R[rd] = R[s1] >> imm[1:0]$                 | 1)   |  |  |  |  |  |  |
| sub,subw   | I    | SUBtract (Word)               | $R[rd] = R[s1] - R[s2]$                     | 1)   |  |  |  |  |  |  |
| sw   | S    | Store Word                    | $M[R[s1]+imm[3:0]] = R[s2][31:0]$           |      |  |  |  |  |  |  |
| xor  | I    | XOR                           | $R[rd] = R[s1] ^ R[s2]$                     |      |  |  |  |  |  |  |
| xori   | I    | XOR Immediate                 | $R[rd] = R[s1] ^ imm[16]$                   |      |  |  |  |  |  |  |
| sc,scw   | I    | XOR Immediate                 | $R[rd] = R[s1] ^ imm[16]$                   |      |  |  |  |  |  |  |
| Note: 1) The Word operation only operates on the lower 32 bits of a 64-bit register<br>2) Operation assumes unsigned integers (instead of 2's complement)<br>3) The test significant bit of the branch address in jal is set to 0<br>4) Branch instructions extend the sign of data to fill the 64-bit register<br>5) Replicates the low bit of an integer to fill the result during right shift<br>6) Multiplies with one operand signed and one unsigned<br>7) The Single version does a single-precision operation using the rightmost 32 bits of a 64-bit register<br>8) Classify writes a 16-bit mask to show which properties are true (e.g., -inf, 0, +inf, denorm, NaN)<br>9) Atomic memory operation; nothing else can interpose itself between the read and the write of the memory location<br>The imm64 field is sign-extended in RISC-V |      |                               |   |      |  |  |  |  |  |  |
| ARITHMETIC CORE INSTRUCTION SET  |      |                               |   |      |  |  |  |  |  |  |
| RV32M Multiplication Extension   |      |                               |   |      |  |  |  |  |  |  |
| MNEMONIC   | FMT  | NAME                          | DESCRIPTION (in Verilog)                    | NOTE |  |  |  |  |  |  |
| mul  | R    | MUL (Word)                    | $R[rd] = R[s1]*R[s2]$                       | 1)   |  |  |  |  |  |  |
| mulhu  | R    | MUL upper Half                | $R[rd] = R[s1]*R[s2][17:0]$                 |      |  |  |  |  |  |  |
| mulhsu   | R    | MUL upper Half Sign Unsgn     | $R[rd] = R[s1]*R[s2][17:0]$                 | 6)   |  |  |  |  |  |  |
| mullo  | R    | MUL lower Half                | $R[rd] = R[s1]*R[s2][31:16]$                | 2)   |  |  |  |  |  |  |
| mullo.s  | R    | MUL lower Half Signed         | $R[rd] = R[s1]*R[s2][31:16]$                | 7)   |  |  |  |  |  |  |
| div  | div  | div                           | $R[rd] = R[s1]/R[s2]$                       |      |  |  |  |  |  |  |
| divu   | divu | divu                          | $R[rd] = R[s1]/R[s2]$                       |      |  |  |  |  |  |  |
| rem  | rem  | rem                           | $R[rd] = R[s1] \% R[s2]$                    |      |  |  |  |  |  |  |
| remu   | remu | remu                          | $R[rd] = R[s1] \% R[s2]$                    |      |  |  |  |  |  |  |
| RV32M and RV32F Floating-Point Extensions  |      |                               |   |      |  |  |  |  |  |  |
| fmadd  | F    | Load (Word)                   | $R[rd] = f1*f2$                             |      |  |  |  |  |  |  |
| fmsub  | F    | Store (Word)                  | $R[rd] = f1-f2$                             |      |  |  |  |  |  |  |
| fadd   | F    | ADD                           | $R[rd] = f1+f2$                             |      |  |  |  |  |  |  |
| fsub   | F    | SUBtract                      | $R[rd] = f1-f2$                             |      |  |  |  |  |  |  |
| fmla   | F    | MULy                          | $R[rd] = f1*f2$                             |      |  |  |  |  |  |  |
| fdiv   | F    | DIVide                        | $R[rd] = f1/f2$                             |      |  |  |  |  |  |  |
| fdivr  | F    | Divide Root                   | $R[rd] = \sqrt{f1}$                         |      |  |  |  |  |  |  |
| fmsubd   | F    | MULy-ADD                      | $R[rd] = f1*(f2+imm[16])$                   |      |  |  |  |  |  |  |
| fmsubb   | F    | Negative MULy-ADD             | $R[rd] = f1*(f2-imm[16])$                   |      |  |  |  |  |  |  |
| faddsd   | F    | Negative MULy-ADD             | $R[rd] = -f1*f2$                            |      |  |  |  |  |  |  |
| fsubsd   | F    | Neg source                    | $R[rd] = f1-f2$                             |      |  |  |  |  |  |  |
| fmsubsd  | F    | MINimum                       | $R[rd] = f1\min(f1,f2)$                     |      |  |  |  |  |  |  |
| fmaxsd   | F    | MAXimum                       | $R[rd] = f1\max(f1,f2)$                     |      |  |  |  |  |  |  |
| faddz  | F    | Compu. Foot 0/All             | $R[rd] = f1*f2$                             |      |  |  |  |  |  |  |
| fsubz  | F    | Compu. Foot Less Than         | $R[rd] = f1-f2$                             |      |  |  |  |  |  |  |
| fle  | S,F  | Class Type                    | $R[rd] = class(F[1])$                       | 7,8) |  |  |  |  |  |  |
| fclans   | S,F  | Move from Image               | $R[rd] = f1$                                | 7)   |  |  |  |  |  |  |
| fclansd  | S,F  | Move from Image               | $R[rd] = f1\min(f1,f2)$                     | 7)   |  |  |  |  |  |  |
| fclansu  | S,F  | Move from Image               | $R[rd] = f1\max(f1,f2)$                     | 7)   |  |  |  |  |  |  |
| fconv  | S,F  | Convert from FP to SP         | $R[rd] = \text{sign}(F[1])$                 | 7)   |  |  |  |  |  |  |
| fconvd   | S,F  | Convert from SP to FP         | $R[rd] = \text{double}(F[1])$               | 7)   |  |  |  |  |  |  |
| fconvw   | S,F  | Convert from FP to DP         | $R[rd] = \text{float}(F[1])$                | 7)   |  |  |  |  |  |  |
| fconvzd  | S,F  | Convert from DP to FP         | $R[rd] = \text{float}(F[1])$                | 7)   |  |  |  |  |  |  |
| fconvwl  | S,F  | Convert from FP to SP         | $R[rd] = \text{float}(F[1])$                | 7)   |  |  |  |  |  |  |
| fconvzw  | S,F  | Convert from SP to FP         | $R[rd] = \text{float}(F[1])$                | 7)   |  |  |  |  |  |  |
| fconvwlz   | S,F  | Convert from FP to DP         | $R[rd] = \text{float}(F[1])$                | 7)   |  |  |  |  |  |  |
| fconvzwz   | S,F  | Convert from DP to FP         | $R[rd] = \text{float}(F[1])$                | 7)   |  |  |  |  |  |  |
| RV32A ALU Extension  |      |                               |   |      |  |  |  |  |  |  |
| and  | R    | ALU                           | $R[rd] = M[R[s1]] \& M[R[s2]]$              | 9)   |  |  |  |  |  |  |
| andn   | R    | ALU                           | $R[rd] = M[R[s1]] \& M[R[s2]] \& R[rd]$     | 9)   |  |  |  |  |  |  |
| or   | R    | ALU                           | $R[rd] = M[R[s1]] \mid M[R[s2]]$            | 9)   |  |  |  |  |  |  |
| orn  | R    | ALU                           | $R[rd] = M[R[s1]] \mid M[R[s2]] \mid R[rd]$ | 9)   |  |  |  |  |  |  |
| min  |      |                               |   |      |  |  |  |  |  |  |

# RISC-V Origins

- Started in Summer 2010 to support open research and teaching at UC Berkeley
  - Lineage can be traced to RISC-I/II projects (1980s)
- As the project matured, it migrated to RISC-V foundation ([www.riscv.org](http://www.riscv.org))
- Many commercial and research projects based on RISC-V, open-source and proprietary
  - Widely used in education
- Read more:
  - <https://riscv.org/risc-v-history/>
  - <https://riscv.org/risc-v-genealogy/>



**RISC-I**



**RISC-II**



# Elements of Architecture: Registers

# Instruction Set

Preliminary discussion of the logical design of an electronic computing instrument<sup>1</sup>

Arthur W. Burks / Herman H. Goldstine / John von Neumann

“instruction sets”


3.1. It is easy to see by formal-logical methods that there exist codes that are *in abstracto* adequate to control and cause the execution of any sequence of operations which are individually available in the machine and which are, in their entirety, conceivable by the problem planner. The really decisive considerations from the present point of view, in selecting a code, are more of a practical nature: simplicity of the equipment demanded by the code, and the clarity of its application to the actually important problems together with the speed of its handling of those problems. It would take us much too far afield to discuss these questions at all generally or from first principles. We will therefore restrict ourselves to analyzing only the type of code which we now envisage for our machine.

- Instruction set for a particular architecture (e.g. RISC-V) is represented by the Assembly language
- Each line of assembly code represents one instruction for the computer


# Assembly Variables: Registers (1/3)

- Unlike HLL like C or Java, assembly cannot use variables
  - Why not? Keep Hardware Simple
- Assembly operands are registers
  - Limited number of special locations built directly into the hardware
  - Operations can only be performed on these!
- Benefit: Since registers are directly in hardware, they're very fast (faster than 0.25ns)
  - Recall light is  $3 \times 10^8 \text{ m/s} = 0.3 \text{ m/ns} = 30 \text{ cm/ns} = 10 \text{ cm}/0.3\text{ns}!!!$ ... where 0.3ns is the clock period of a 3.33GHz computer


# Aside: Registers are Inside the Processor



# Great Idea #3: Principle of Locality / Memory Hierarchy



# Jim Gray's Storage Latency Analogy: How Far Away is the Data?



**Jim Gray**  
**Turing Award**  
**B.S. Cal 1966**  
**Ph.D. Cal 1969**

This Campus

1      Registers  
[ns]



1 min

# Assembly Variables: Registers (2/3)

- Drawback: Since registers are in hardware, there is a predetermined number of them
  - Solution: RISC-V code must be very carefully put together to efficiently use registers
- 32 registers in RISC-V
  - Why 32?  
**Smaller is faster, but too small is bad. Goldilocks principle ("This porridge is too hot; This porridge is too cold; this porridge is just right")**
- Each RISC-V register is 32 bits wide (in RV32 variant)
  - Groups of 32 bits called a word in RV32
  - P&H textbook uses the 64-bit variant RV64

# Assembly Variables: Registers (3/3)

- Registers are numbered from 0 to 31
  - Referred to by number **x0 – x31**
- **x0** is special, always holds value zero
  - So only 31 registers able to hold variable values
- Each register can be referred to by number or name
  - Will add names later

# C, Java variables vs. registers

- In C (and most high-level languages) variables declared first and given a type. E.g.,

```
int fahr, celsius;
char a, b, c, d, e;
```
- Each variable can ONLY represent a value of the type it was declared as (cannot mix and match int and char variables).
- In assembly language, the registers have no type
  - Operation determines how register contents are treated

# Comments in Assembly

- Make your code more readable: comments!
- Hash (#) is used for RISC-V comments
  - anything from hash mark to end of line is a comment and will be ignored
  - This is just like the C99 //
- Note: Different from C.
  - C comments have format  
`/* comment */`  
so they can span many lines

# Aside: Apollo Guidance Computer



Margaret Hamilton  
(Wikimedia commons)



```
179      TC      BANKCALL      # TEMPORARY, I HOPE HOPE HOPE
180      CADR    STOPRATE      # TEMPORARY, I HOPE HOPE HOPE
181      TC      DOWNFLAG     # PERMIT X-AXIS OVERRIDE
```

```
245      CAF      CODE500      # ASTRONAUT: PLEASE CRANK THE
246      TC       BANKCALL      #
247      CADR    GOPERF1
248      TCF     GOTOP00H      # TERMINATE
249      TCF     P63SPOT3      # PROCEED SEE IF HE'S LYING
250
251      P63SPOT4   TC      BANKCALL      # ENTER INITIALIZE LANDING RADAR
252          CADR    SETPOS1
253
254          TC      POSTJUMP      # OFF TO SEE THE WIZARD ...
255          CADR    BURNBABY
```

Assembly code with comments  
(ABC News, 2018)

# Assembly Instructions

- In assembly language, each statement (called an **Instruction**), executes exactly one of a short list of simple commands
- Unlike in C (and most other high-level languages), each line of assembly code contains at most 1 instruction
- Instructions are related to operations (=, +, -, \*, /) in C or Java
- Ok, enough already...gimme my RV32!

# RISC-V Add/Sub Instructions



# Addition and Subtraction of Integers (2/4)

## ▪ Addition in Assembly



# ■ Subtraction in Assembly

- Example: **sub** **x3 , x4 , x5** (in RISC-V)
  - Equivalent to:  $d = e - f$  (in C)
  - where C variables  $\Leftrightarrow$  RISC-V registers are:  
 $d \Leftrightarrow x3, e \Leftrightarrow x4, f \Leftrightarrow x5$

# Addition and Subtraction of Integers (3/4)

- How to do the following C statement?

$$a = b + c + d - e;$$

- Break into multiple instructions

**add x10, x1, x2 # a\_temp = b + c**

**add x10, x10, x3 # a\_temp = a\_temp + d**

**sub x10, x10, x4 # a = a\_temp - e**

- Notice: A single line of C may break up into several lines of RISC-V.

- Notice: Everything after the hash mark on each line is ignored (comments).

# Addition and Subtraction of Integers (4/4)

- How do we do this?

$$f = (g + h) - (i + j);$$

- Use intermediate temporary register

```
add x5, x20, x21 # a_temp = g + h
```

```
add x6, x22, x23 # b_temp = i + j
```

```
sub x19, x5, x6 # f = (g + h) - (i + j)
```

- A good compiler may do:

# RISC-V

# Immediates

- Immediates are numerical constants.
- They appear often in code, so there are special instructions for them.
- Add Immediate:  
**addi  $x_3, x_4, 10$**  (in RISC-V)  
 $f = g + 10$  (in C)
  - where RISC-V registers  $x_3, x_4$  are associated with C variables f, g
- Syntax similar to add instruction, except that last argument is a number instead of a register.

- There is no Subtract Immediate in RISC-V: Why?
  - There are **add** and **sub**, but no **addi** counterpart
- Limit types of operations that can be done to absolute minimum
  - if an operation can be decomposed into a simpler operation, don't include it
  - **addi ...,-x** = "subi ..., x" => so no "subi"  
**addi x3,x4,-10** (in RISC-V)  
 $f = g - 10$  (in C)
  - where RISC-V registers **x3, x4** are associated with C variables f, g, respectively

# Register Zero

- One particular immediate, the number zero (0), appears very often in code.
- So the register zero (**x0**) is 'hard-wired' to value 0; e.g.

**add x3, x4, x0** (in RISC-V)

$f = g$  (in C)

- where RISC-V registers **x3, x4** are associated with C variables f, g
- Defined in hardware, so an instruction **add x0, x3, x4** will not do anything!