CS61C
Great Ideas in Computer Architecture (a.k.a. Machine Structures)

RISC-V Instruction Representation

cs61c.org
Great Idea #1: Abstraction (Levels of Representation/Interpretation)

- **High Level Language Program (e.g., C)**
  ```plaintext
temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;
```

- **Assembly Language Program (e.g., RISC-V)**
  ```plaintext
  lw   x3, 0(x10)  
  lw   x4, 4(x10)  
  sw   x4, 0(x10)  
  sw   x3, 4(x10)  
 ```

- **Machine Language Program (RISC-V)**
  ```plaintext
  1000 1101 1110 0010 0000 0000 0000 0000  
  1000 1110 0001 0000 0000 0000 0000 0100  
  1010 1110 0001 0010 0000 0000 0000 0000  
  1010 1101 1110 0010 0000 0000 0000 0100  
  ``

- **Compiler**

- **Assembler**

- **Architecture Implementation**

- **Logic Circuit Description (Circuit Schematic Diagrams)**

- **RISC-V (2)**

- Anything can be represented as a number, i.e., data or instructions.
ENIAC (U.Penn., 1946)
First Electronic General-Purpose Computer

Blazingly fast (multiply in 2.8ms!)
10 decimal digits x 10 decimal digits
But needed 2-3 days to setup new program,
as programmed with patch cords and switches
Big Idea: Stored-Program Computer

- Instructions are represented as bit patterns – can think of these as numbers
- Therefore, entire programs can be stored in memory to be read or written just like data
- Can reprogram quickly (seconds), don’t have to rewire computer (days)
- Known as the “von Neumann” computers after widely distributed tech report on EDVAC project
  - Wrote-up discussions of Eckert and Mauchly
  - Anticipated earlier by Turing and Zuse
Programs held as numbers in memory
35-bit binary 2’s complement words
Consequence #1: Everything Has a Memory Address

- Since all instructions and data are stored in memory, everything has a memory address: instructions, data words
  - Both branches and jumps use these

- C pointers are just memory addresses: they can point to anything in memory
  - Unconstrained use of addresses can lead to nasty bugs; avoiding errors up to you in C; limited in Java by language design

- One register keeps address of instruction being executed: “Program Counter” (PC)
  - Basically a pointer to memory
  - Intel calls it Instruction Pointer (IP)
Consequence #2: Binary Compatibility

- Programs are distributed in binary form
  - Programs bound to specific instruction set
  - Different version for phones and PCs
- New machines want to run old programs ("binaries") as well as programs compiled to new instructions
- Leads to "backward-compatible" instruction set evolving over time
- Selection of Intel 8088 in 1981 for 1st IBM PC is major reason latest PCs still use 80x86 instruction set; could still run program from 1981 PC today
Instructions as Numbers (1/2)

- Most data we work with is in words (32-bit chunks):
  - Each register is a word
  - `lw` and `sw` both access memory one word at a time

- So how do we represent instructions?
  - Remember: Computer only understands 1s and 0s, so assembler string “`add x10, x11, x0`” is meaningless to hardware
  - RISC-V seeks simplicity: since data is in words, make instructions be fixed-size 32-bit words also
    - Same 32-bit instructions used for RV32, RV64, RV128
Instructions as Numbers (2/2)

- One word is 32 bits, so divide instruction word into “fields”
- Each field tells processor something about instruction
- We could define different fields for each instruction, but RISC-V seeks simplicity, so define six basic types of instruction formats:
  - R-format for register-register arithmetic operations
  - I-format for register-immediate arithmetic operations and loads
  - S-format for stores
  - B-format for branches (minor variant of S-format)
  - U-format for 20-bit upper immediate instructions
  - J-format for jumps (minor variant of U-format)
### R-Format Instruction Layout

<table>
<thead>
<tr>
<th>Field's bit positions</th>
</tr>
</thead>
<tbody>
<tr>
<td>31 25 24 20 19 15 14 12 11 7 6 5 4 3 2 1 0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Field's bit positions</th>
</tr>
</thead>
<tbody>
<tr>
<td>funct7 rs2 rs1 funct3 rd opcode</td>
</tr>
</tbody>
</table>

- **32-bit instruction word divided into six fields of varying numbers of bits each:** \(7 + 5 + 5 + 3 + 5 + 7 = 32\)

- **Examples**
  - **opcode** is a 7-bit field that lives in bits 6-0 of the instruction
  - **rs2** is a 5-bit field that lives in bits 24-20 of the instruction
- **opcode**: partially specifies what instruction it is
  - Note: This field is equal to $0110011_{\text{two}}$ for all R-Format register-register arithmetic instructions

- **funct7+funct3**: combined with opcode, these two fields describe what operation to perform

- **Question**: You have been professing simplicity, so why aren’t opcode and funct7 and funct3 a single 17-bit field?
  - We’ll answer this later
R-Format Instructions Register Specifiers

- **rs1** (Source Register #1): specifies register containing first operand
- **rs2**: specifies second register operand
- **rd** (Destination Register): specifies register which will receive result of computation
- Each register field holds a 5-bit unsigned integer (0-31) corresponding to a register number (x0-x31)
R-Format Example

- **RISC-V Assembly Instruction:**
  \[
  \text{add} \quad x18, x19, x10
  \]

\[
\begin{array}{cccccccc}
31 & 25 & 24 & 20 & 19 & 15 & 14 & 12 & 11 & 76 & 0 \\
\hline
\text{funct7} & \text{rs2} & \text{rs1} & \text{funct3} & \text{rd} & \text{opcode} \\
7 & 5 & 5 & 3 & 5 & 7 \\
\end{array}
\]

\[
\begin{array}{cccccccc}
31 & 25 & 24 & 20 & 19 & 15 & 14 & 12 & 11 & 76 & 0 \\
\hline
00000000 & 01010 & 10011 & 000 & 10010 & 0110011 \\
7 & 5 & 5 & 3 & 5 & 7 \\
\end{array}
\]

- **add rs2=10 rs1=19**
- **add rd=18 Reg-Reg OP**
### Your Turn

- **What is correct encoding of** `add x4, x3, x2`?

  1) 4021 8233<sub>hex</sub>
  2) 0021 82b3<sub>hex</sub>
  3) 4021 82b3<sub>hex</sub>
  4) 0021 8233<sub>hex</sub>
  5) 0021 8234<sub>hex</sub>

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>25</th>
<th>24</th>
<th>20</th>
<th>19</th>
<th>15</th>
<th>14</th>
<th>12</th>
<th>11</th>
<th>7</th>
<th>6</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0000000</td>
<td>rs2</td>
<td>rs1</td>
<td>000</td>
<td>rd</td>
<td>0110011</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>0100000</td>
<td>rs2</td>
<td>rs1</td>
<td>000</td>
<td>rd</td>
<td>0110011</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>0000000</td>
<td>rs2</td>
<td>rs1</td>
<td>100</td>
<td>rd</td>
<td>0110011</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>0000000</td>
<td>rs2</td>
<td>rs1</td>
<td>110</td>
<td>rd</td>
<td>0110011</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>0000000</td>
<td>rs2</td>
<td>rs1</td>
<td>111</td>
<td>rd</td>
<td>0110011</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
## All RV32 R-format Instructions

<table>
<thead>
<tr>
<th></th>
<th>rs2</th>
<th>rs1</th>
<th>funct7</th>
<th>rd</th>
<th>Encoded Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000000</td>
<td>rs2</td>
<td>rs1</td>
<td>000</td>
<td>rd</td>
<td>0110011</td>
</tr>
<tr>
<td>0100000</td>
<td>rs2</td>
<td>rs1</td>
<td>000</td>
<td>rd</td>
<td>0110011</td>
</tr>
<tr>
<td>0000000</td>
<td>rs2</td>
<td>rs1</td>
<td>001</td>
<td>rd</td>
<td>0110011</td>
</tr>
<tr>
<td>0000000</td>
<td>rs2</td>
<td>rs1</td>
<td>010</td>
<td>rd</td>
<td>0110011</td>
</tr>
<tr>
<td>0000000</td>
<td>rs2</td>
<td>rs1</td>
<td>011</td>
<td>rd</td>
<td>0110011</td>
</tr>
<tr>
<td>0000000</td>
<td>rs2</td>
<td>rs1</td>
<td>100</td>
<td>rd</td>
<td>0110011</td>
</tr>
<tr>
<td>0000000</td>
<td>rs2</td>
<td>rs1</td>
<td>101</td>
<td>rd</td>
<td>0110011</td>
</tr>
<tr>
<td>0100000</td>
<td>rs2</td>
<td>rs1</td>
<td>101</td>
<td>rd</td>
<td>0110011</td>
</tr>
<tr>
<td>0000000</td>
<td>rs2</td>
<td>rs1</td>
<td>110</td>
<td>rd</td>
<td>0110011</td>
</tr>
<tr>
<td>0000000</td>
<td>rs2</td>
<td>rs1</td>
<td>111</td>
<td>rd</td>
<td>0110011</td>
</tr>
</tbody>
</table>

- **add**
- **sub**
- **sll**
- **slt**
- **sltu**
- **xor**
- **srl**
- **sra**
- **or**
- **and**

Different encoding in funct7 + funct3 selects different operations. Can you spot two new instructions?
I-Format Layout
I-Format Instructions

- What about instructions with immediates?
  - Compare:
    - `add rd, rs1, rs2`
    - `addi rd, rs1, imm`
  - 5-bit field only represents numbers up to the value 31: immediates may be much larger than this
  - Ideally, RISC-V would have only one instruction format (for simplicity): unfortunately, we need to compromise

- Define new instruction format that is mostly consistent with R-format
  - Notice if instruction has immediate, then uses at most 2 registers (one source, one destination)
### I-Format Instruction Layout

<table>
<thead>
<tr>
<th>31</th>
<th>25</th>
<th>24</th>
<th>20</th>
<th>19</th>
<th>15</th>
<th>14</th>
<th>12</th>
<th>11</th>
<th>7</th>
<th>6</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>func7</td>
<td>imm[11:0]</td>
<td>rs1</td>
<td>funct3</td>
<td>rd</td>
<td>opcode</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>12</td>
<td>5</td>
<td>5</td>
<td>3</td>
<td>5</td>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Only one field is different from R-format, \( rs_2 \) and \( funct_7 \) replaced by 12-bit signed immediate, \( \text{imm}[11:0] \)
- Remaining fields (\( rs_1, \text{funct3}, \text{rd}, \text{opcode} \)) same as before
- \( \text{imm}[11:0] \) can hold values in range \([-2048_{10}, +2047_{10}]\)
- Immediate is always sign-extended to 32-bits before use in an arithmetic operation
- We’ll later see how to handle immediates > 12 bits
RISC-V Assembly Instruction:

addi x15, x1, -50

I-Format Example

OP-Immrd=15
addimm=-50
rs1=1

imm[11:0] | rs1 | funct3 | rd | opcode
---|---|---|---|---
12 | 5 | 3 | 5 | 7

111111001110 | 00001 | 000 | 01111 | 00100111

imm=-50
rs1=1
add
rd=15
OP-Imm
All RV32 I-format Arithmetic Instructions

<table>
<thead>
<tr>
<th>imm[11:0]</th>
<th>rs1</th>
<th>000</th>
<th>rd</th>
<th>0010011</th>
</tr>
</thead>
<tbody>
<tr>
<td>imm[11:0]</td>
<td>rs1</td>
<td>010</td>
<td>rd</td>
<td>0010011</td>
</tr>
<tr>
<td>imm[11:0]</td>
<td>rs1</td>
<td>011</td>
<td>rd</td>
<td>0010011</td>
</tr>
<tr>
<td>imm[11:0]</td>
<td>rs1</td>
<td>100</td>
<td>rd</td>
<td>0010011</td>
</tr>
<tr>
<td>imm[11:0]</td>
<td>rs1</td>
<td>110</td>
<td>rd</td>
<td>0010011</td>
</tr>
<tr>
<td>imm[11:0]</td>
<td>rs1</td>
<td>111</td>
<td>rd</td>
<td>0010011</td>
</tr>
<tr>
<td>00000000</td>
<td>shamt</td>
<td>rs1</td>
<td>001</td>
<td>rd</td>
</tr>
<tr>
<td>00000000</td>
<td>shamt</td>
<td>rs1</td>
<td>101</td>
<td>rd</td>
</tr>
<tr>
<td>01000000</td>
<td>shamt</td>
<td>rs1</td>
<td>101</td>
<td>rd</td>
</tr>
</tbody>
</table>

One of the higher-order immediate bits is used to distinguish “shift right logical” (SRLI) from “shift right arithmetic” (SRAI).

“Shift-by-immediate” instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions).

Garcia, Nikolić

RISC-V (21)
RISC-V Loads
The 12-bit signed immediate is added to the base address in register $rs1$ to form the memory address.

- This is very similar to the add-immediate operation but used to create address not to create final result.

The value loaded from memory is stored in register $rd$. 
### I-Format Load Example

- **RISC-V Assembly Instruction:**
  ```assembly
  lw x14, 8(x2)
  ```

<table>
<thead>
<tr>
<th>Address</th>
<th>31</th>
<th>20</th>
<th>19</th>
<th>15</th>
<th>14</th>
<th>12</th>
<th>11</th>
<th>7</th>
<th>6</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>\text{imm}[11:0]</td>
<td>\text{rs1}</td>
<td>\text{funct3}</td>
<td>\text{rd}</td>
<td>\text{opcode}</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>5</td>
<td>3</td>
<td>5</td>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- offset[11:0]: base width dest LOAD
- \text{imm}=+8 \text{rs1}=2 \text{lw} \text{rd}=14 \text{LOAD}

(load word)
### All RV32 Load Instructions

<table>
<thead>
<tr>
<th>funct3</th>
<th>rs1</th>
<th>imm[11:0]</th>
<th>rd</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>lb</td>
<td>000</td>
<td>0000011</td>
<td></td>
<td></td>
</tr>
<tr>
<td>lh</td>
<td>001</td>
<td>0000011</td>
<td></td>
<td></td>
</tr>
<tr>
<td>lw</td>
<td>010</td>
<td>0000011</td>
<td></td>
<td></td>
</tr>
<tr>
<td>lbu</td>
<td>100</td>
<td>0000011</td>
<td></td>
<td></td>
</tr>
<tr>
<td>lhu</td>
<td>101</td>
<td>0000011</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- **lb** is “load unsigned byte”
- **lh** is “load halfword”, which loads 16 bits (2 bytes) and sign-extends to fill destination 32-bit register
- **lhu** is “load unsigned halfword”, which zero-extends 16 bits to fill destination 32-bit register
- There is no ‘lwu’ in RV32, because there is no sign/zero extension needed when copying 32 bits from a memory location into a 32-bit register

The funct3 field encodes size and ‘signedness’ of load data.
S-Format Layout
Store needs to read two registers, \texttt{rs1} for base memory address, and \texttt{rs2} for data to be stored, as well immediate offset!

Can’t have both \texttt{rs2} and immediate in same place as other instructions!

Note that stores don’t write a value to the register file, \textit{no rd}!

RISC-V design decision is to move low 5 bits of immediate to where \texttt{rd} field was in other instructions – keep \texttt{rs1/rs2} fields in same place

- Register names more critical than immediate bits in hardware design
S-Format Example

- RISC-V Assembly Instruction:
  \[ \text{sw} \ x14, \ 8(x2) \]

<table>
<thead>
<tr>
<th>Offset</th>
<th>src</th>
<th>base</th>
<th>width</th>
<th>offset[4:0]</th>
<th>STORE</th>
</tr>
</thead>
<tbody>
<tr>
<td>offset[11:5]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0000000</td>
<td>01110</td>
<td>00010</td>
<td>010</td>
<td>01000</td>
<td>0100011</td>
</tr>
</tbody>
</table>

offset[11:5] = 0, rs2 = 14, rs1 = 2, SW = 8

Combined 12-bit offset = 8
## All RV32 Store Instructions

- Store byte, halfword, word

<table>
<thead>
<tr>
<th>Imm[11:5]</th>
<th>rs2</th>
<th>rs1</th>
<th>000</th>
<th>imm[4:0]</th>
<th>0100011</th>
</tr>
</thead>
<tbody>
<tr>
<td>Imm[11:5]</td>
<td>rs2</td>
<td>rs1</td>
<td>001</td>
<td>imm[4:0]</td>
<td>0100011</td>
</tr>
<tr>
<td>Imm[11:5]</td>
<td>rs2</td>
<td>rs1</td>
<td>010</td>
<td>imm[4:0]</td>
<td>0100011</td>
</tr>
</tbody>
</table>

**width**