



UC Berkeley Teaching Professor Dan Garcia

### Great Ideas in Computer Architecture (a.k.a. Machine Structures)

S6

### **Combinational Logic Blocks**



cs61c.org



### UC Berkeley Professor Bora Nikolić




# Doto Multiplexors





### Data Multiplexor (here 2-to-1, n-bit-wide)






**Combinational Logic Blocks (3)** 







### N instances of 1-bit-wide mux




### ab C 00 $\mathbf{O}$ 01()10 11 00 ()0110 ()Garcia, Nikolić \$0



### How do we build a 1-bit-wide mux?

 $\overline{sa} + sb$ 





**Combinational Logic Blocks (5)** 






### How many rows in the Truth Table?

when S=00, e=a when S=01, e=b abcd when S=10, e=c when S=11, e=d 10 11 00 0  $C = S_1 S_0$  $e = \overline{s_1} \cdot \overline{s_0}a + \overline{s_1}s_0b + s_1\overline{s_0}c + s_1s_0d$ 



**Combinational Logic Blocks (6)** 








## 

### Mux: is there any other way to do it?

Hint: NCAA tourney!




### **Ans: Hierarchically!**



**Combinational Logic Blocks (7)** 



e




# Arithmetic Logic Unit (ALU)






### **Arithmetic and Logic Unit**

- Most processors contain a special logic block called "Arithmetic and Logic Unit" (ALU)
- We'll show you an easy one that does ADD, SUB, bitwise AND (&), bitwise OR ()



when S=00, R=A+B when S=01, R=A-Bwhen S=10, R=A&B when S=11, R=A|B











### Our simple ALU





**Combinational Logic Blocks (10)** 



# Adder / Subtractor





### Adder / Subtracter Design – how?

Truth-table, then determine canonical form, then minimize and implement as we've seen before


Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer



**Combinational Logic Blocks (12)** 








 $s_0 = a_0 \operatorname{XOR} b_0$  $c_1 = a_0 \operatorname{AND} b_0$ 



**Combinational Logic Blocks (13)** 








## Adder / Subtractor – One-bit adder (1/2)...



**Combinational Logic Blocks (14)** 




### $-\overline{a_ic_i} + b_ic_i$





### Adder / Subtractor – One-bit adder (2/2)...



$$s_i = \operatorname{XOR}(a_i, b_i, c_i)$$
  
$$c_{i+1} = \operatorname{MAJ}(a_i, b_i, c_i) = a_i b_i - a_i b_i$$




**Combinational Logic Blocks (15)** 

### $-a_ic_i + b_ic_i$





### N 1-bit adders $\rightarrow$ 1 N-bit adder



### What about overflow? Overflow = $c_n$ ?




**Combinational Logic Blocks (16)** 





### Sum of two 2-bit numbers...





**Combinational Logic Blocks (17)** 






# Subtractor Design






### Extremely Clever Subtractor: A-B = A + (-B)





**Combinational Logic Blocks (19)** 



### SUB

X	y	XOR(x,y)
0	0	0
0	1	1
1	0	1
1	1	0
		Garcia, Nikolić

BY NC SA



### Use muxes to select among input

- S input bits selects 2<sup>S</sup> inputs
- Each input can be n-bits wide, indep of S
- Can implement muxes hierarchically
- ALU can be implemented using a mux
  - Coupled with basic block elements
- N-bit adder-subtractor done using N 1bit adders with XOR gates on input

XOR serves as conditional inverter



**Combinational Logic Blocks (20)** 



