## OS, Virtual Memory, & I/O

# Fall 2022

CS 61C

Discussion 13

(In Fall 2022, Discussion 12 was canceled and merged with Discussion 13.)

## 1 Precheck

This section is designed as a conceptual check for you to determine if you conceptually understand and have any misconceptions about this topic. Please answer true/false to the following questions, and include an explanation:

1.1 Responsibilities of the OS include loading programs, handling services, combining programs together for efficiency.

False. While the OS is responsible for loading programs, handling services (such as the network stack and the file system), it is actually responsible for isolating programs from each other so that a given program doesn't interfere with another program's memory or execution, such as by accessing the same memory address.

1.2 An operating system uses context switches to allow for multiple processes to run simultaneously across multiple CPUs.

False. Context switches are used to switch between tasks on *one* CPU, so that another task can continue while one task is waiting on something else. This illusion of simultaneous execution happening in multiprogramming is different from the true parallel execution done on multiple CPUs, which is multiprocessing.

1.3 Having virtual memory helps protect a system.

True. By dedicating specific pages to a program, the OS can ensure that a program does not access pages it's not been given access to, providing isolation between programs.

1.4 The virtual address space is limited by the amount of memory in the system.

False. The physical address space is limited by the amount of physical memory in the system, the size of the virtual address space is set by the OS.

1.5 The virtual and physical page number must be the same size.

False. There could be fewer physical pages than virtual pages. However, the page size does need to be the same.

1.6 If a page table entry can not be found in the TLB, then a page fault has occurred.

False, the TLB acts as a cache for the page table, so an item can be valid in page table but not stored in TLB. A page fault occurs either when a page cannot be found in the page table or it has an invalid bit.

1.7 Polling and interrupts are only relevant concepts for low level programming.

## 2 OS, Virtual Memory, & I/O

False. Similar concepts apply to almost all types of applications, including web apps, mobile apps, distributed systems, and so on.

1.8 Memory-mapped IO only works with polling.

False. The implementation backing the memory mapping can use interrupt-driven IO (for example, reading files).

## 2 Addressing


Virtual Address (VA) What your program uses

Virtual Page Number (VPN) Page Offset

Physical Address (PA) What actually determines where in memory to go

Physical Page Number (PPN) Page Offset

For example, with 4 KiB pages and byte addresses, there are 12 page offset bits since 4 KiB =  $2^{12}$  B = 4096 B.



### Pages

A chunk of memory or disk with a set size. Addresses in the same virtual page map to addresses in the same physical page. The page table determines the mapping.

| Valid                   | Dirty | Permission Bits | PPN |  |
|-------------------------|-------|-----------------|-----|--|
| — Page entry (VPN: 0) — |       |                 |     |  |
| — Page entry (VPN: 1) — |       |                 |     |  |

Each stored row of the page table is called a **page table entry**. There are  $2^{\text{VPN bits}}$  such entries in a page table. Say you have a VPN of 5 and you want to use the page table to find what physical page it maps to; you'll check the 5th (0-indexed) page table entry. If the valid bit is 1, then that means that the entry is valid (in other words, the physical page corresponding to that virtual page is in main memory as opposed to being only on disk) and therefore you can get the PPN from the entry and access that physical page in main memory. The page table is stored in memory: the OS sets a register (the Page Table Base Register) telling the hardware the address of the first entry of the page table. If you write to a page in memory, the processor updates the "dirty" bit in the page table entry corresponding to that page, which lets the OS know that updating that page on disk is necessary (remember: main memory contains a subset of what's on disk). This is a similar concept as having a dirty bit for each cache block in a write-back cache, which we covered in lecture and in Lab 9. Each process gets its own illusion of full memory to work with, and therefore its own page table.

**Protection Fault** The page table entry for a virtual page has permission bits that prohibit the requested operation. This is how a segmentation fault occurs.

Page Fault The page table entry for a virtual page has its valid bit set to false.


#### 4 OS, Virtual Memory, & I/O

This means that the entry is not in memory. For simplicity, we will assume the address causing the page fault is a valid request, and maps to a page that was swapped from memory to disk. Since the requested address is valid, the operating system checks if the page exists on disk. If so, we transfer the page to memory (evicting another page if necessary), and add the mapping to the page table *and the TLB*.

## Translation Lookaside Buffer

A cache for the page table. Each block is a single page table entry. If an entry is not in the TLB, it's a TLB miss. Assuming fully associative:

| TLB Valid Tag (VPN) |  | Page Table Entry |                 |     |
|---------------------|--|------------------|-----------------|-----|
|                     |  | Page Dirty       | Permission Bits | PPN |
| -TLB entry -        |  |                  |                 |     |
| - TLB entry $-$     |  |                  |                 |     |



To access some memory location, we get the virtual page number (VPN) from the virtual address (VA) and first try to translate the VPN to a physical page number (PPN) using the translation lookaside buffer (TLB). If the TLB doesn't contain the desired VPN, we check if the page table contains it (remember: the TLB is a subset of the page table!). If the page table doesn't contain an entry for the VPN, then this is a page fault; memory doesn't contain the corresponding physical page! This means we need to fetch the physical page from disk and put it into memory, update the page table entry, and load the entry into the TLB, Then, we use the physical page and the offset of the physical address in the page to access memory as the program intended.

2.1

What are three specific benefits of using virtual memory?

- Illusion of infinite memory (bridges memory and disk in memory hierarchy).
- Simulates full address space for each process so that the linker/loader don't need to know about other programs.
- Enforces protection between processes and even within a process (e.g. read-only pages set up by the OS).

2.2 What should happen to the TLB when a new value is loaded into the page table address register?

The valid bits of the TLB should all be set to 0. The page table entries in the TLB corresponded to the old process/page table, so none of them are valid once the page table address register points to a different page table

## 3 VM Access Patterns

3.1

# A processor has 16-bit addresses, 256 byte pages, and an 8-entry fully associative TLB with LRU replacement (the LRU field is 3 bits and encodes the order in which pages were accessed, 0 being the most recent). At some time instant, the TLB for the current process is the initial state given in the table below. Assume that all current page table entries are in the initial TLB. Assume also that all pages can be read from and written to. Fill in the final state of the TLB according to the access

#### Free Physical Pages 0x17, 0x18, 0x19

#### **Access Pattern**

pattern below.

| 1. $0x11f0$ (Read)  | 4. $0x2332$ (Write) |
|---------------------|---------------------|
| 2. 0x1301 (Write)   | 5. $0x20ff(Read)$   |
| 3. $0x20ae$ (Write) | 6. $0x3415$ (Write) |

#### Initial TLB

| VPN  | PPN  | Valid | Dirty | LRU |
|------|------|-------|-------|-----|
| 0x01 | 0x11 | 1     | 1     | 0   |
| 0x00 | 0x00 | 0     | 0     | 7   |
| 0x10 | 0x13 | 1     | 1     | 1   |
| 0x20 | 0x12 | 1     | 0     | 5   |
| 0x00 | 0x00 | 0     | 0     | 7   |
| 0x11 | 0x14 | 1     | 0     | 4   |
| 0xac | 0x15 | 1     | 1     | 2   |
| Øxff | Øxff | 1     | 0     | 3   |
|      |      |       |       |     |

#### Final TLB

| VPN  | PPN  | Valid | Dirty | LRU |
|------|------|-------|-------|-----|
| 0x01 | 0x11 | 1     | 1     | 5   |
| 0x13 | 0x17 | 1     | 1     | 3   |
| 0x10 | 0x13 | 1     | 1     | 6   |
| 0x20 | 0x12 | 1     | 1     | 1   |
| 0x23 | 0x18 | 1     | 1     | 2   |
| 0x11 | 0x14 | 1     | 0     | 4   |
| 0xac | 0x15 | 1     | 1     | 7   |
| 0x34 | 0x19 | 1     | 1     | 0   |

- 1. 0x11f0 (**Read**): hit, LRUs: 1, 7, 2, 5, 7, 0, 3, 4
- 0x1301 (Write): miss, map VPN 0x13 to PPN 0x17, valid and dirty, LRUs: 2, 0, 3, 6, 7, 1, 4, 5
- 3. 0x20ae (Write): hit, dirty, LRUs: 3, 1, 4, 0, 7, 2, 5, 6
- 4. 0x2332 (Write): miss, map VPN 0x23 to PPN 0x18, valid and dirty, LRUs: 4, 2, 5, 1, 0, 3, 6, 7
- 5. 0x20ff (Read): hit, LRUs: 4, 2, 5, 0, 1, 3, 6, 7
- 6.  $0x3415~({\bf Write}):$  miss and replace last entry, map VPN 0x34 to 0x19, dirty, LRUs, 5, 3, 6, 1, 2, 4, 7, 0

## 4 Polling & Interrupts

[4.1] Fill out this table that compares polling and interrupts.

| Operation  | Definition   | Pro/Good for   | Con  |
|------------|--|--|--|
| Polling    | Forces the hardware to<br>wait on ready bit (alter-<br>natively, if timing of de-<br>vice is known, the ready<br>bit can be polled at the<br>frequency of the device). | <ul> <li>Low Latency</li> <li>Low overhead when data is available</li> <li>Good For: devices that are always busy or when you can't make progress until the device replies</li> </ul>  | <ul> <li>Can't do anything else<br/>while polling</li> <li>Can't sleep while<br/>polling (CPU<br/>always at full<br/>speed)</li> </ul>   |
| Interrupts | Hardware fires an "excep-<br>tion" when it becomes<br>ready. CPU changes PC<br>register to execute code<br>in the interrupt handler<br>when this occurs.               | <ul> <li>Can do useful work<br/>while waiting for re-<br/>sponse</li> <li>Can wait on many<br/>things at once</li> <li>Good for: Devices that<br/>take a long time to<br/>respond, especially<br/>if you can do other<br/>work while waiting.</li> </ul> | <ul> <li>Nondeterministic when<br/>interrupt occurs</li> <li>interrupt handler has<br/>some overhead (e.g.<br/>saves all registers,<br/>flush pipeline, etc.)</li> <li>Higher latency per<br/>event</li> <li>Worse throughput</li> </ul> |

## 5 Memory Mapped I/O

5.1

For this question, the following addresses correspond to registers in some I/O devices and not regular user memory.

- 0xFFFF0000—Receiver Control: LSB is the ready bit, there may be other bits set that we don't need right now.
- $\bullet~0xFFFF0004\mbox{--Receiver Data:}$  Received data stored at lowest byte.
- $\bullet$   $0xFFFF0008\mbox{--}Transmitter Control: LSB is the ready bit, there may be other$

bit set that we don't need right now.

• 0xFFFF000C—Transmitter Data: Transmitted data stored at lowest byte.

Recall that receiver will only have data for us when the corresponding ready bit is 1, and that we can only write data to the transmitter when its ready bit is 1. Write RISC-V code that reads byte from the receiver and writes that byte to the transmitter (busy-waiting if necessary).

|                           | lui t0 0xffff0                     |   |
|---------------------------|------------------------------------|---|
| <pre>receive_wait:</pre>  | lw t1 0(t0)                        |   |
|                           | andi t1 t1 1                       | <pre># poll on ready of receiver</pre>    |
|                           | <pre>beq t1 x0 receive_wait</pre>  |   |
|                           | lb t2 4(t0)                        | # load data                               |
| <pre>transmit_wait:</pre> | lw t1 8(t0)                        | <pre># poll on ready of transmitter</pre> |
|                           | andi t1 t1 1                       |   |
|                           | <pre>beq t1 x0 transmit_wait</pre> | <pre># write to transmitter</pre>         |
|                           | sb t2 12(t0)                       |   |
|                           |                                    |   |