#### **CS61C – Machine Structures**

# Lecture 17 - MIPS Instruction Representation III

# 2/27/2006 John Wawrzynek

(www.cs.berkeley.edu/~johnw)

www-inst.eecs.berkeley.edu/~cs61c/

CS 61C L17 Instruction Representation III (1)

Wawrzynek Spring 2006 © UCB

# **IEEE 754 Floating Point Standard (review)**

- <sup>o</sup> Biased Notation, where bias is number subtracted to get real number
  - IEEE 754 uses bias of 127 for single precision
  - Subtract 127 from Exponent field to get actual value for exponent
  - 1023 is bias for double precision

°Summary (single precision):

31 30 23	22 0
S Exponent	Significand
1 bit 8 bits	23 bits

(-1)<sup>S</sup> x (1 + Significand) x 2<sup>(Exponent-127)</sup>

Double precision exp:11, significand:52 and exponent bias of 1023

CS 61C L17 Instruction Representation III (2)

# **IEEE 754 Floating Point Review (2)**

# °Encodings (Single Precision):

Exponent	Significand	Object
0	0	0
0	nonzero	denormal.
1-254	anything	+/- fl. pt. #
255	0	+/- infinity
255	nonzero	NaN

**Denormalized number: no (implied)** leading 1, exponent = -126.

CS 61C L17 Instruction Representation III (3)

Wawrzynek Spring 2006 © UCB

#### **Outline**

- ° Disassembly
- °Pseudoinstructions and
  - "True" Assembly Language (TAL) v. "MIPS" Assembly Language (MAL)

### **Decoding Machine Language**

Machine language  $\Rightarrow$  assembly  $\Rightarrow$  C?

- o For each 32 bits:
  - Look at opcode to distinguish between R-Format, J-Format, and I-Format.
  - 2. Use instruction format to determine which fields exist.
  - 3. Write out MIPS assembly code, converting each field to name, register number/name, or decimal/hex number.
  - 4. Logically convert this MIPS code into valid C code. Always possible? Unique?

CS 61C L17 Instruction Representation III (5)

Wawrzynek Spring 2006 © UCB

### **Decoding Example (1/7)**

°Here are six machine language instructions in hexadecimal:

 $00001025_{
m hex} \\ 0005402A_{
m hex} \\ 11000003_{
m hex} \\ 00441020_{
m hex} \\ 20A5FFFF_{
m hex} \\ 08100001_{
m hex}$ 

°Let the first instruction be at address  $4,194,304_{\text{ten}}$  (0x00400000<sub>hex</sub>).

°Next step: convert hex to binary

CS 61C L17 Instruction Representation III (6)

### **Decoding Example (2/7)**

• The six machine language instructions in binary:

° Next step: identify opcode and format

R	0	rs	rt	rd	shamt	funct
I	1, 4-31	rs	rt	immediate		te
J	2 or 3	target address				

CS 61C L17 Instruction Representation III (7)

Wawrzynek Spring 2006 © UCB

### **Decoding Example (3/7)**

° Select the opcode (first 6 bits) to determine the format:

#### Format:

Look at opcode:
0 means R-Format,
2 or 3 mean J-Format,
otherwise I-Format.

Next step: separation of fields

CS 61C L17 Instruction Representation III (8)

# **Decoding Example (4/7)**

# ° Fields separated based on format/opcode:

#### Format:

R	0	0	0	2	0	37
R	0	0	5	8	0	42
1	4	8	0		+3	
R	0	2	4	2	0	32
1	8	5	5		-1	
J	2	1,048,577				

°Next step: translate ("disassemble") to MIPS assembly instructions

CS 61C L17 Instruction Representation III (9)

Wawrzynek Spring 2006 © UCB

# **Decoding Example (5/7)**

# °MIPS Assembly (Part 1):

Address:	Assembly instructions:

$0 \times 00400000$	or	\$2,\$0,\$0
$0 \times 00400004$	slt	\$8,\$0,\$5
$0 \times 00400008$	beq	\$8,\$0,3
0x0040000c	add	\$2,\$2,\$4
$0 \times 00400010$	addi	\$5,\$5,-1
$0 \times 00400014$	j	$0 \times 100001$

 Better solution: translate to more meaningful MIPS instructions (fix the branch/jump and add labels, registers)

### **Decoding Example (6/7)**

### °MIPS Assembly (Part 2):

```
or $v0,$0,$0

Loop: slt $t0,$0,$a1

beq $t0,$0,Exit

add $v0,$v0,$a0

addi $a1,$a1,-1

j Loop
```

Exit:

### °Next step: translate to C code (must be creative!)

CS 61C L17 Instruction Representation III (11)

Wawrzynek Spring 2006 © UCB

# **Decoding Example (7/7)**

```
Before Hex:
               After C code (Mapping below)
                     $v0: product
00001025_{\text{hex}}
                     $a0: multiplicand
0005402A_{\text{hex}}
                     $a1: multiplier
11000003<sub>hex</sub>
00441020<sub>hex</sub>
                product = 0;
                 while (multiplier > 0) {
20A5FFFF<sub>hex</sub>
                     product += multiplicand;
08100001<sub>hex</sub>
                     multiplier -= 1;
                 }
             $v0,$0,$0
       or
                            Demonstrated Big 61C
Loop: slt $t0,$0,$a1
       beq $t0,$0,Exit
                            Idea: Instructions are
       add $v0,$v0,$a0
                            just numbers, code is
       addi $a1,$a1,-1
                            treated like data
       j
             Loop
Exit:
```

#### **Administrivia**

- °Exam ready to return
- °Stats posted on website
- °Regrade policy on website:
  - Put it in writing
  - Before one week from today

CS 61C L17 Instruction Representation III (13)

Wawrzynek Spring 2006 © UCB

#### Review from before: lui

- °So how does lui help us?
  - Example:

addi \$t0,\$t0, 0xABABCDCD

becomes:

lui \$at, 0xABAB
ori \$at, \$at, 0xCDCD
add \$t0,\$t0,\$at

- Now each I-format instruction has only a 16bit immediate.
- Ouldn't it be nice if the assembler would this for us automatically?
  - If number too big, then just automatically replace addi with lui, ori, add

CS 61C L17 Instruction Representation III (14)

### **True Assembly Language (1/3)**

- <u>Pseudoinstruction</u>: A MIPS instruction that doesn't turn directly into a machine language instruction, but into other MIPS instructions
- °What happens with pseudo-instructions?
  - They're broken up by the assembler into several "real" MIPS instructions.
- Some examples follow

CS 61C L17 Instruction Representation III (15)

Wawrzynek Spring 2006 © UCB

# **Example Pseudoinstructions**

# °Register Move

```
move reg2,reg1
Expands to:
add reg2,$zero,reg1
```

#### °Load Immediate

```
li reg, value
If value fits in 16 bits:
addi reg, $zero, value
else:
lui reg, upper 16 bits of value
ori reg, $zero, lower 16 bits
```

CS 61C L17 Instruction Representation III (16)

#### **Example Pseudoinstructions**

°Load Address: How do we get the address of an instruction or global variable into a register?

```
la reg,label
Again if value fits in 16 bits:
addi reg,$zero,label_value
else:
lui reg,upper 16 bits of value
```

reg, \$zero, lower 16 bits

CS 61C L17 Instruction Representation III (17)

ori

Wawrzynek Spring 2006 © UCB

### **True Assembly Language (2/3)**

#### ° Problem:

- When breaking up a pseudo-instruction, the assembler may need to use an extra reg.
- If it uses any regular register, it'll overwrite whatever the program has put into it.


#### °Solution:

- Reserve a register (\$1, called \$at for "assembler temporary") that assembler will use to break up pseudo-instructions.
- Since the assembler may use this at any time, it's not safe to code with it.

CS 61C L17 Instruction Representation III (18)

# **Example Pseudoinstructions**

### °Rotate Right Instruction



#### °"No OPeration" instruction

nop

Expands to instruction =  $0_{ten}$ , s11 \$0, \$0, 0

CS 61C L17 Instruction Representation III (19)

Wawrzynek Spring 2006 © UCB

# **Example Pseudoinstructions**

# Wrong operation for operand

addu reg,reg,value # should be addiu

If value fits in 16 bits, addu is changed to:

addiu reg,reg,value

else:

lui \$at,upper 16 bits of value
ori \$at,\$at,lower 16 bits
addu reg,reg,\$at

Objective to the contraction of the contraction

CS 61C L17 Instruction Representation III (20)

### True Assembly Language (3/3)

- °MAL (MIPS Assembly Language): the set of instructions that a programmer may use to code in MIPS; this includes pseudoinstructions
- TAL (True Assembly Language): set of instructions that can actually get translated into a single machine language instruction (32-bit binary string)
- °A program must be converted from MAL into TAL before translation into 1s & 0s.

CS 61C L17 Instruction Representation III (21)

Wawrzynek Spring 2006 © UCB

#### **Questions on Pseudoinstructions**

#### °Question:

 How does MIPS assembler / SPIM recognize pseudo-instructions?

#### °Answer:

- It looks for officially defined pseudoinstructions, such as ror and move
- It looks for special cases where the operand is incorrect for the operation and tries to handle it gracefully

#### **Rewrite TAL as MAL**

#### °TAL:

or \$v0,\$0,\$0

Loop: slt \$t0,\$0,\$a1

beq \$t0,\$0,Exit

add \$v0,\$v0,\$a0

addi \$a1,\$a1,-1

j Loop

Exit:

- °This time convert to MAL
- °It's OK for this exercise to make up MAL instructions

CS 61C L17 Instruction Representation III (23)

Wawrzynek Spring 2006 © UCB

# Rewrite TAL as MAL (Answer)

```
°TAL: or $v0,$0,$0 

Loop: slt $t0,$0,$a1 

beq $t0,$0,Exit 

add $v0,$v0,$a0 

addi $a1,$a1,-1 

j Loop
```

Exit:

°MAL:

li \$v0,0 Loop: bge \$zero,\$a1,Exit add \$v0,\$v0,\$a0 sub \$a1,\$a1,1 j Loop

Exit:

CS 61C L17 Instruction Representation III (24)

#### Quiz

#### Which of the instructions below are MAL and which are TAL?

```
A. addi $t0, $t1, 40000
```

**ABC** 1: MMM 2: MMT 3: MTM 4: MTT 5: TMM 6: TMT 7: TTM 8: TTT Wawrzynek Spring 2006 © UCB

CS 61C L17 Instruction Representation III (25)

**Quiz Answer** 

### °Which of the instructions below are MAL and which are TAL?

i. addi \$t0, \$t1,  $40000 \ 40,000 > +32,767 \Rightarrow \text{lui,ori}$ 

iii. sub \$t0, \$t1, 1

**ABC** 1: MMM 2: MMT 3: **MTM** 4: MTT 5: TMM 6: TMT 7: TTM 8: TTT

ii. beq \$s0, 10, Exit Beq: both must be registers Exit: if  $> 2^{15}$ , then MAL sub: both must be registers; even if it was subi, there is no subi in TAL; generates addi \$t0,\$t1, -1

CS 61C L17 Instruction Representation III (26)

#### In Conclusion

- ° Disassembly is simple and starts by decoding opcode field.
  - · Be creative, efficient when authoring C
- °Assembler expands real instruction set (TAL) with pseudoinstructions (MAL)
  - Only TAL can be converted to raw binary
  - Assembler's job to do conversion
  - Assembler uses reserved register \$at
  - · MAL makes it much easier to write MIPS

CS 61C L17 Instruction Representation III (27)