## **CS61C – Machine Structures**

### Lecture 28 - CPU Design: Pipelining to Improve Performance

### 4/5/2006

#### John Wawrzynek

(www.cs.berkeley.edu/~johnw)

www-inst.eecs.berkeley.edu/~cs61c/

CS 61C L29 CPU Pipelining (1)

Wawrzynek Spring 2006 © UCB


## **Review: Single cycle datapath**

#### °5 steps to design a processor

- 1. Analyze instruction set => datapath requirements
- 2. <u>Select</u> set of datapath components & establish clock methodology
- 3. Assemble datapath meeting the requirements
- 4. <u>Analyze</u> implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic

<sup>°</sup>Control is the hard part

° MIPS makes that easier



- Instructions same size
- Source registers always in same place
- Immediates same size, location
- · Operations always on registers/immediates

CS 61C L29 CPU Pipelining (2)

## **Review Datapath (1/3)**

<sup>o</sup> Datapath is the hardware that performs operations necessary to execute programs.

<sup>o</sup> Control instructs datapath on what to do next.

° Datapath needs:

- access to storage (general purpose registers and memory)
- computational ability (ALU)
- helper hardware (local registers and PC)

CS 61C L29 CPU Pipelining (3)


Wawrzynek Spring 2006 © UCB

## **Review Datapath (2/3)**

- <sup>o</sup> Five stages of datapath (executing an instruction):
  - 1. Instruction Fetch (Increment PC)
  - 2. Instruction Decode (Read Registers)
  - 3. ALU (Computation)
  - 4. Memory Access
  - 5. Write to Registers
- °ALL instructions must go through ALL five stages.

CS 61C L29 CPU Pipelining (4)

## **Review Datapath (3/3)**



CS 61C L29 CPU Pipelining (5)

Wawrzynek Spring 2006 © UCB

## **Processor Performance**

<sup>o</sup> Can we estimate the clock rate (frequency) of our single-cycle processor?

- We know:
  - 1 cycle per instruction
  - LW is the most demanding instruction.
  - Assume approximate delays for major pieces of the datapath:

Instr. Mem, ALU, Data Mem : 2ns each, regfile 1ns

Instruction execution requires: 2 + 1 + 2 + 2 + 1 = 8ns

=> 125 MHz

#### ° What can we do to improve clock rate?

#### ° Will this improve performance as well?

- We would like that any increases in clock rate will result in programs executing quicker.

CS 61C L29 CPU Pipelining (6)

## **Gotta Do Laundry**

- <sup>o</sup> Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, fold, and put away
- <sup>o</sup> Washer takes 30 minutes
- ° Dryer takes 30 minutes
- ° "Folder" takes 30 minutes
- ° "Stasher" takes 30 minutes to put clothes into drawers








CS 61C L29 CPU Pipelining (7)




## **Sequential Laundry**



CS 61C L29 CPU Pipelining (8)

## **Pipelined Laundry**



CS 61C L29 CPU Pipelining (9)

Wawrzynek Spring 2006 © UCB

## **General Definitions**


# <sup>o</sup>Latency: time to completely execute a certain task

 for example, time to read a sector from disk is disk access time or disk latency

# <sup>o</sup> Throughput: amount of work that can be done over a period of time

CS 61C L29 CPU Pipelining (10)


### Pipelining Lessons (1/2)



CS 61C L29 CPU Pipelining (11)

Wawrzynek Spring 2006 © UCB

## **Pipelining Lessons (2/2)**



 Suppose new Washer takes 20 minutes, new Stasher takes 20 minutes. How much faster is pipeline?

- Pipeline rate limited by <u>slowest</u> pipeline stage
- <sup>o</sup> Unbalanced lengths of pipe stages reduces speedup

CS 61C L29 CPU Pipelining (12)


## **Steps in Executing MIPS**


- 1) IFetch: Fetch Instruction, Increment PC
- 2) Decode Instruction, Read Registers
- 3) <u>Execute</u>: Mem-ref: Calculate Address Arith-log: Perform Operation
- 4) <u>Memory</u>: Load: Read Data from Memory Store: Write Data to Memory
- 5) Write Back: Write Data to Register

CS 61C L29 CPU Pipelining (13)


Wawrzynek Spring 2006 © UCB

## **Pipelined Execution Representation**





## **Graphical Pipeline Representation**



## Example

<sup>o</sup> Suppose 2 ns for memory access, 2 ns for ALU operation, and 1 ns for register file read or write; compute instr rate

#### <sup>o</sup>Nonpipelined Execution:


- Iw : IF + Read Reg + ALU + Memory + Write Reg = 2 + 1 + 2 + 2 + 1 = 8 ns
- add: IF + Read Reg + ALU + Write Reg = 2 + 1 + 2 + 1 = 6 ns (8ns for single-cycle processor)

#### <sup>o</sup> Pipelined Execution:

 Max(IF,Read Reg,ALU,Memory,Write Reg) = 2 ns

CS 61C L29 CPU Pipelining (17)

Wawrzynek Spring 2006 © UCB



**Pipeline Hazard:** Matching socks in later load

## A depends on D; stall since folder tied up

CS 61C L29 CPU Pipelining (18)

## **Administrivia**

<sup>o</sup> Adam is the TA in charge of project 4. He says:

• You should probably have your software-gate CPU working by today, and if not, that you probably need to be putting more time in on this. (It's not a deadline, just a checkpoint to help you maintain your own sanity.)

- He will have extra office hours this week to help people and answer questions:
  - Wednesday 6:00p-8:00p in Soda 283H
  - Thursday 6:00p-8:00p in Soda 271
- Read the postings on the newsgroup if you run into problems. All the technical issues have gotten resolved very quickly, but there still a lot of really useful question/answer/advice dialogues in there from the "early birds".

° Exam 2 reminder: April 19th, 7-9pm.

CS 61C L29 CPU Pipelining (19)


Wawrzynek Spring 2006 © UCB

### **Problems for Pipelining CPUs**

- <sup>o</sup> Limits to pipelining: <u>Hazards</u> prevent next instruction from executing during its designated clock cycle
  - <u>Structural hazards</u>: HW cannot support some combination of instructions (single person to fold and put clothes away)
  - <u>Control hazards</u>: Pipelining of branches causes later instruction fetches to wait for the result of the branch
  - <u>Data hazards</u>: Instruction depends on result of prior instruction still in the pipeline (missing sock)
- <sup>o</sup> These might result in pipeline stalls or "bubbles" in the pipeline.

CS 61C L29 CPU Pipelining (20)

## Structural Hazard #1: Single Memory (1/2)



CS 61C L29 CPU Pipelining (21)


Wawrzynek Spring 2006 © UCB

## Structural Hazard #1: Single Memory (2/2)

#### ° Solution:

- infeasible and inefficient to create second memory
- (We'll learn about this more next week)
- so simulate this by having two Level 1 Caches (a temporary smaller [of usually most recently used] copy of memory)
- have both an L1 Instruction Cache and an L1 Data Cache
- need more complex hardware to control when both caches miss

CS 61C L29 CPU Pipelining (22)



### Can we read and write to registers simultaneously?

CS 61C L29 CPU Pipelining (23)

Wawrzynek Spring 2006 © UCB

## Structural Hazard #2: Registers (2/2)

#### <sup>o</sup>Two different solutions have been used:

- 1) RegFile access is VERY fast: takes less than half the time of ALU stage
  - Write to Registers during first half of each clock cycle
  - Read from Registers during second half of each clock cycle
- 2) Build RegFile with independent read and write ports

#### <sup>o</sup>Result: can perform Read and Write during same clock cycle

CS 61C L29 CPU Pipelining (24)

## Quiz

- A. Thanks to pipelining, I have <u>reduced the time</u> it took me to wash my shirt.
- B. Longer pipelines are <u>always a win</u> (since less work per stage & a faster clock).
- C. We can <u>rely on compilers</u> to help us avoid data hazards by reordering instrs.

		ABC
1	:	FFF
2	:	FFT
3	:	FTF
4	:	FTT
5	:	TFF
6	:	TFT
7	:	TTF
8	:	TTT
Wawrzynek Spring 2006 © UCB		

CS 61C L29 CPU Pipelining (25)

## **Things to Remember**

## °Optimal Pipeline

- Each stage is executing part of an instruction each clock cycle.
- One instruction finishes during each clock cycle.
- On average, execute far more quickly.

°What makes this work?

- Similarities between instructions allow us to use same stages for all instructions (generally).
- Each stage takes about the same amount of time as all others: little wasted time.

CS 61C L29 CPU Pipelining (26)