



**Lecture 26**  
**Single-cycle CPU Control**

2007-03-21

Exhausted TA Ben Sussman


www.icanhascheezburger.com

Qutrits Bring Quantum Computers Closer:  
 An Australian group has built and tested  
 logic gates that convert qubits into qutrits  
 (three-level quantum states)!  
 But who cares: new iPhones soon? Ben hopes so...




**Review: A Single Cycle Datapath**

• We have everything except control signals




**Recap: Meaning of the Control Signals**

- **nPC\_sel:** “+4” 0 ⇒ PC ← PC + 4  
 “n”=next “br” 1 ⇒ PC ← PC + 4 + {SignExt(Imm16), 00}
- Later in lecture: higher-level connection between mux and branch condition



**Recap: Meaning of the Control Signals**

- **ExtOp:** “zero”, “sign”
- **ALUsrc:** 0 ⇒ regB; 1 ⇒ immedi
- **ALUctr:** “ADD”, “SUB”, “OR”
- **MemWr:** 1 ⇒ write memory
- **MemtoReg:** 0 ⇒ ALU; 1 ⇒ Mem
- **RegDst:** 0 ⇒ “rt”; 1 ⇒ “rd”
- **RegWr:** 1 ⇒ write register



**RTL: The Add Instruction**

31	26	21	16	11	6	0
op		rs	rt	rd	shamt	funct
6 bits		5 bits	5 bits	5 bits	5 bits	6 bits


**add rd, rs, rt**

- **MEM[PC]** Fetch the instruction from memory
- **R[rd] = R[rs] + R[rt]** The actual operation
- **PC = PC + 4** Calculate the next instruction’s address


**Instruction Fetch Unit at the Beginning of Add**

• Fetch the instruction from Instruction memory: **Instruction = MEM[PC]**


• same for all instructions




### The Single Cycle Datapath during Add




### Instruction Fetch Unit at the End of Add




### Single Cycle Datapath during Or Immediate?




### Single Cycle Datapath during Or Immediate?








### The Single Cycle Datapath during Load?



### The Single Cycle Datapath during Load






### Administrivia

- Sorry about Proj1 woes
- Grading is rough stuff. Don't blame Ben, he's innocent.
- HW6 Due imminently! Students have claimed it takes a very long time
  - Remember MODULAR DESIGN. This could save you a lot of time.
- HW7 Out Now! Get started soon.
- Proj3 is on its way, will be out soon after the weekend.

CS81C L27 Single-Cycle CPU Control (18)

### Step 4: Given Datapath: RTL → Control



### A Summary of the Control Signals (1/2)

**inst Register Transfer**

**add**  $R[rd] \leftarrow R[rs] + R[rt]$ ;  $PC \leftarrow PC + 4$   
 $ALUSrc = \text{RegB}, ALUctr = \text{"ADD"}, \text{RegDst} = rd, \text{RegWr}, nPC\_sel = \text{"+4"}$

**sub**  $R[rd] \leftarrow R[rs] - R[rt]$ ;  $PC \leftarrow PC + 4$   
 $ALUSrc = \text{RegB}, ALUctr = \text{"SUB"}, \text{RegDst} = rd, \text{RegWr}, nPC\_sel = \text{"+4"}$

**ori**  $R[rt] \leftarrow R[rs] + \text{zero\_ext}(Imm16)$ ;  $PC \leftarrow PC + 4$   
 $ALUSrc = \text{Im}, \text{Extop} = \text{"Z"}, ALUctr = \text{"OR"}, \text{RegDst} = rt, \text{RegWr}, nPC\_sel = \text{"+4"}$

**lw**  $R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign\_ext}(Imm16)]$ ;  $PC \leftarrow PC + 4$   
 $ALUSrc = \text{Im}, \text{Extop} = \text{"sn"}, ALUctr = \text{"ADD"},$   
 $\text{MementoReg}, \text{RegDst} = rt, \text{RegWr}, nPC\_sel = \text{"+4"}$

**sw**  $\text{MEM}[R[rs] + \text{sign\_ext}(Imm16)] \leftarrow R[rs]$ ;  $PC \leftarrow PC + 4$   
 $ALUSrc = \text{Im}, \text{Extop} = \text{"sn"}, ALUctr = \text{"ADD"}, \text{MemWr}, nPC\_sel = \text{"+4"}$

**beq** if (  $R[rs] == R[rt]$  ) then  $PC \leftarrow PC + \text{sign\_ext}(Imm16)$  || 00 else  $PC \leftarrow PC + 4$   
 $nPC\_sel = \text{"br"}, ALUctr = \text{"SUB"}$

### A Summary of the Control Signals (2/2)

See Appendix A

func	10 0000	10 0010	We Don't Care :-)				00 0100	00 0010
op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010	
	add	sub	ori	lw	sw	beq	jump	
RegDst	1	1	0	0	x	x	x	
ALUSrc	0	0	1	1	1	0	x	
MementoReg	0	0	0	1	x	x	x	
RegWrite	1	1	1	1	0	0	0	
MemWrite	0	0	0	0	1	0	0	
nPCsel	0	0	0	0	0	1	?	
Jump	0	0	0	0	0	0	1	
ExtOp	x	x	0	1	1	x	x	
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	x	

R-type: op (31-26) rs (25-21) rt (20-16) rd (15-11) shamt (10-6) funct (5-0) add, sub

I-type: op (31-26) rs (25-21) rt (20-16) immediate (15-0) ori, lw, sw, beq

J-type: op (31-26) target address (25-0) jump

### Boolean Expressions for Controller

RegDst = add + sub  
 ALUSrc = ori + lw + sw  
 MementoReg = lw  
 RegWrite = add + sub + ori + lw  
 MemWrite = sw  
 nPCsel = beq  
 Jump = jump  
 ExtOp = lw + sw  
 ALUctr[0] = sub + beq (assume ALUctr is 0 ADD, 01: SUB, 10: OR)  
 ALUctr[1] = or


where,

$rtype = \sim op_2 * \sim op_1 * \sim op_3 * \sim op_2 * \sim op_1 * \sim op_0$   
 $ori = \sim op_2 * \sim op_1 * op_3 * op_2 * \sim op_1 * op_0$   
 $lw = op_2 * \sim op_1 * \sim op_3 * \sim op_2 * op_1 * op_0$   
 $sw = op_2 * \sim op_1 * op_3 * \sim op_2 * op_1 * op_0$   
 $beq = \sim op_2 * \sim op_1 * \sim op_3 * op_2 * \sim op_1 * \sim op_0$   
 $jump = \sim op_2 * \sim op_1 * \sim op_3 * \sim op_2 * op_1 * \sim op_0$


add =  $rtype * func_2 * \sim func_1 * \sim func_3 * \sim func_2 * \sim func_1 * \sim func_0$   
 sub =  $rtype * func_2 * \sim func_1 * \sim func_3 * \sim func_2 * func_1 * \sim func_0$

How do we implement this in gates?

### Controller Implementation



### Peer Instruction




- MemtoReg='x' & ALUctr='sub'. SUB or BEQ?
- ALUctr='add'. Which 1 signal is different for all 3 of: ADD, LW, & SW? RegDst or ExtOp?
- "Don't Care" signals are useful because we can simplify our PLA personality matrix. F / T?

ABC
0 : SRF
1 : SRT
2 : SEF
3 : SET
4 : BRF
5 : BRT
6 : BEF
7 : BET

## Summary: Single-cycle Processor

### 5 steps to design a processor

1. Analyze instruction set → datapath requirements
2. Select set of datapath components & establish clock methodology
3. Assemble datapath meeting the requirements
4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
5. Assemble the control logic
  - Formulate Logic Equations
  - Design Circuits



CS81C L27 Single-Cycle CPU Control (25)

Garcia, Spring 2007 © UCB

## Bonus slides

- These are extra slides that used to be included in lecture notes, but have been moved to this, the “bonus” area to serve as a supplement.
- The slides will appear in the order they would have in the normal presentation

# Bonus




CS81C L27 Single-Cycle CPU Control (28)

Garcia, Spring 2007 © UCB

## The Single Cycle Datapath during Jump

- New PC = { PC[31..28], target address, 00 }




CS81C L27 Single-Cycle CPU Control (27)

Garcia, Spring 2007 © UCB

## The Single Cycle Datapath during Jump

- New PC = { PC[31..28], target address, 00 }




CS81C L27 Single-Cycle CPU Control (28)

Garcia, Spring 2007 © UCB

## Instruction Fetch Unit at the End of Jump

- New PC = { PC[31..28], target address, 00 }




CS81C L27 Single-Cycle CPU Control (29)

Garcia, Spring 2007 © UCB

## Instruction Fetch Unit at the End of Jump

- New PC = { PC[31..28], target address, 00 }



CS81C L27 Single-Cycle CPU Control (30)

Garcia, Spring 2007 © UCB