



inst.eecs.berkeley.edu/~cs61c
UCB CS61C : Machine Structures

**Lecture 33 – Virtual Memory I
 2008-04-18**

**Lecturer SOE
 Dan Garcia**

Hi to Tyler Olivier from Vancouver, CANADA !

INTERNET-READY PLAYER PIANO?!

The Yamaha Disklavier Mark IV player grand piano runs linux, has a local drive, and can play streaming “radio stations” that control its keys. Classical, Broadway or Rock are available for \$20/month. It can also play Karaoke, be an alarm clock, or play the piano parts from CDs.



www.nytimes.com/2008/04/17/technology/personaltech/17pogue.html

Review


- **Cache design choices:**
 - Size of cache: speed v. capacity
 - Block size (i.e., cache aspect ratio)
 - Write Policy (Write through v. write back)
 - Associativity choice of N (direct-mapped v. set v. fully associative)
 - Block replacement policy
 - 2nd level cache?
 - 3rd level cache?
- **Use performance model to pick between choices, depending on programs, technology, budget, ...**



CS61C L33 Virtual Memory I (8)

Garcia, Spring 2008 © UCB

Another View of the Memory Hierarchy



CS61C L33 Virtual Memory I (8)

Garcia, Spring 2008 © UCB

Memory Hierarchy Requirements

- **If Principle of Locality allows caches to offer (close to) speed of cache memory with size of DRAM memory, then recursively why not use at next level to give speed of DRAM memory, size of Disk memory?**
- **While we’re at it, what other things do we need from our memory system?**



CS61C L33 Virtual Memory I (8)

Garcia, Spring 2008 © UCB

Memory Hierarchy Requirements

- **Allow multiple processes to simultaneously occupy memory and provide protection – don’t let one program read/write memory from another**
- **Address space – give each program the illusion that it has its own private memory**
 - Suppose code starts at address 0x40000000. But different processes have different code, both residing at the same address. So each program has a different view of memory.



CS61C L33 Virtual Memory I (8)

Garcia, Spring 2008 © UCB

Virtual Memory


- **Next level in the memory hierarchy:**
 - Provides program with illusion of a very large main memory:
 - Working set of “pages” reside in main memory - others reside on disk.
- **Also allows OS to share memory, protect programs from each other**
- **Today, more important for protection vs. just another level of memory hierarchy**
- **Each process thinks it has all the memory to itself**
- **(Historically, it predates caches)**



CS61C L33 Virtual Memory I (8)

Garcia, Spring 2008 © UCB

Address Mapping: Page Table



Page Table

- A page table is an operating system structure which contains the mapping of virtual addresses to physical locations
 - There are several different ways, all up to the operating system, to keep this data around
- Each process running in the operating system has its own page table
 - "State" of process is PC, all registers, plus page table
 - OS changes page tables by changing contents of Page Table Base Register




Requirements revisited

- Remember the motivation for VM:
- Sharing memory with protection
 - Different physical pages can be allocated to different processes (sharing)
 - A process can only touch pages in its own page table (protection)
- Separate address spaces
 - Since programs work only with virtual addresses, different programs can have different data/code at the same address!
- What about the memory hierarchy?



Page Table Entry (PTE) Format


- Contains either Physical Page Number or indication not in Main Memory
- OS maps to disk if Not Valid (V = 0)



- If valid, also check if have permission to use page: Access Rights (A.R.) may be Read Only, Read/Write, Executable



Paging/Virtual Memory Multiple Processes



Comparing the 2 levels of hierarchy

Cache version	Virtual Memory vers.
Block or Line	Page
Miss	Page Fault
Block Size: 32-64B	Page Size: 4K-8KB
Placement:	Fully Associative
Direct Mapped, N-way Set Associative	
Replacement:	Least Recently Used (LRU)
LRU or Random	
Write Thru or Back	Write Back



Notes on Page Table

- Solves Fragmentation problem: all chunks same size, so all holes can be used
- OS must reserve "Swap Space" on disk for each process
- To grow a process, ask Operating System
 - If unused pages, OS uses them first
 - If not, OS swaps some old pages to disk
 - (Least Recently Used to pick pages to swap)
- Each process has own Page Table
- Will add details, but Page Table is essence of Virtual Memory




CS63C L8B Virtual Memory | 89

©ards, Spring 2008 © UCS

Why would a process need to "grow"?

- A program's address space contains 4 regions:
 - stack: local variables, grows downward
 - heap: space requested for pointers via `malloc()`; resizes dynamically, grows upward
 - static data: variables declared outside main, does not grow or shrink
 - code: loaded when program starts, does not change



For now, OS somehow prevents accesses between stack and heap (gray hash lines).



CS63C L8B Virtual Memory | 90

©ards, Spring 2008 © UCS

Virtual Memory Problem #1

- Map every address \Rightarrow 1 indirection via Page Table in memory per virtual address \Rightarrow 1 virtual memory accesses = 2 physical memory accesses \Rightarrow SLOW!
- Observation: since locality in pages of data, there must be locality in virtual address translations of those pages
- Since small is fast, why not use a small cache of virtual to physical address translations to make translation fast?
- For historical reasons, cache is called a Translation Lookaside Buffer, or TLB




CS63C L8B Virtual Memory | 91

©ards, Spring 2008 © UCS

Translation Look-Aside Buffers (TLBs)

- TLBs usually small, typically 128 - 256 entries
- Like any other cache, the TLB can be direct mapped, set associative, or fully associative



On TLB miss, get page table entry from main memory



CS63C L8B Virtual Memory | 92

©ards, Spring 2008 © UCS

Peer Instruction

- Locality is important yet different for cache and virtual memory (VM): temporal locality for caches but spatial locality for VM
- Cache management is done by hardware (HW), page table management by the operating system (OS), but TLB management is either by HW or OS
- VM helps both with security and cost

ABC
0: FFF
1: FFF
2: FFF
3: FFF
4: TFF
5: TFF
6: TFF
7: TFF



CS63C L8B Virtual Memory | 93

©ards, Spring 2008 © UCS

And in conclusion...

- Manage memory to disk? Treat as cache
 - Included protection as bonus, now critical
 - Use Page Table of mappings for each user vs. tag/data in cache
 - TLB is cache of Virtual \Rightarrow Physical addr trans
- Virtual Memory allows protected sharing of memory between processes
- Spatial Locality means Working Set of Pages is all that must be in memory for process to run fairly well



CS63C L8B Virtual Memory | 94

©ards, Spring 2008 © UCS