

MIPS Control Flow

1. What are the instructions to branch on each of the following conditions?

\$s0 < \$s1	\$s0 <= \$s1	\$s0 > 1	\$s0 >= 1

2. Complete the MIPS so that it flows like the C.

<pre>// Strcpy: // \$s1 -> char s1[] = "Hello!"; // \$s2 -> char *s2 = // malloc(sizeof(char)*7); int i=0; do { s2[i] = s1[i]; i++; } while(s1[i] != '\0'); s2[i] = '\0';</pre>	<pre>addiu \$t0, \$0, 0 Loop: addu \$t1, \$s1, \$t0 # s1[i] addu \$t2, \$s2, \$t0 # s2[i] lb \$t3, 0(\$t1) # char is sb \$t3, 0(\$t2) # 1 byte! addiu \$t0, \$t0, 1 addiu \$t1, \$t1, 1 _____ _____ Done: addiu \$t2, \$t2, 1 sb \$t4, 0(\$t2)</pre>
<pre>// Nth_Fibonacci(n): // \$s0 -> n, \$s1 -> fib // \$t0 -> i, \$t1 -> j // assume the following values // are in registers already int fib = 1, i = 1, j = 1; if(n==0) return 0; else if(n==1) return 1; n-=2; while(n != 0) { fib = i + j; j = i; i = fib; n--; } return fib;</pre>	<pre>... _____ _____ _____ addiu \$s0, \$s0, -2 Loop: _____ addu \$s1, \$t0, \$t1 addiu \$t0, \$t1, 0 addiu \$t1, \$s1, 0 addiu \$s0, \$s0, -1 j Loop Ret0: addiu \$v0, \$0, 0 j Done Ret1: addiu \$v0, \$0, 1 j Done RetF: addu \$v0, \$0, \$s1 ... Done: jr \$ra</pre>

Instruction Formats

R-Instruction format (register-to-register) Examples: *addu, and, sll, jr*

op code	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

See green sheet to see what registers are read from and what is written to

Shamt is the amount being shifted by. Why would we do the *sll* here instead of in the I-type instructions? Do we ever need the shamt to be more than 5 bits?

I-Instruction Format (register immediate) Examples: *addiu, andi, bne*

op code	rs	rt	immediate
6 bits	5 bits	5 bits	16 bits

Note: Immediate is 0 or sign-extended depending on instruction (see green sheet)

Remember *lw, sw, etc* are also I-type instructions. You can **never have register offset** and you must add them manually if necessary.

J-Instruction Format (jump format) For *j* and *jal*

op code	jump address
6 bits	26 bits

KEY: An instruction is R-Format if the opcode is 0. If the opcode is 2 or 3, it is J-format. Otherwise, it is I-format. Different R-format instructions are determined by the "funct".

3. How many total possible instructions can we represent with this format?

4. What could we do to increase the number of possible instructions?

MIPS Addressing Modes

We have several **addressing modes** to access memory (immediate not listed):

- **Base displacement addressing:** Adds an immediate to a register value to create a memory address (used for *lw, lb, sw, sb*)
- **PC-relative addressing:** Uses the PC (actually the current PC plus four) and adds the I-value of the instruction (multiplied by 4) to create an address (used by I-format branching instructions like *beq, bne*)
- **Pseudodirect addressing:** Uses the upper four bits of the PC and concatenates a 26-bit value from the instruction (with implicit 00 lowest bits) to make a 32-bit address (used by J-format instructions)
- **Register Addressing:** Uses the value in a register as memory (*jr*)

5. You need to jump to an instruction that $2^{28} + 4$ bytes higher than the current PC. How do you do it? (HINT: you need multiple instructions)

6. You now need to branch to an instruction $2^{17} + 4$ bytes higher than the current PC, when \$t0 equals 0. Assume that we're not jumping to a new 2^{28} byte block. Write MIPS to do this.

7. Given the following MIPS code (and instruction addresses), fill in the blank fields for the following instructions (you'll need your green sheet!):

```
0x002cfff0: loop: addu $t0, $t0, $t0      | 0 |   |   | 0 |   |
0x002cfff4:      jal  foo                    | 3 |   |   |   |   |
0x002cfff8:      bne  $t0, $zero, loop          | 5 | 8 |   |   |   |
...
0x00300004: foo: jr $ra                      $ra=_____
```

8. What instruction is 0x00008A03?