

1 RISC-V with Arrays and Lists

Comment what each code block does. Each block runs in isolation. Assume that there is an array, `int arr[6] = {3, 1, 4, 1, 5, 9}`, which starts at memory address `0xBFFFFF00`, and a linked list struct (as defined below), `struct ll* lst`, whose first element is located at address `0xABCD0000`. Let `s0` contain `arr`'s address `0xBFFFFF00`, and let `s1` contain `lst`'s address `0xABCD0000`. You may assume integers and pointers are 4 bytes and that structs are tightly packed. Assume that `lst`'s last node's `next` is a NULL pointer to memory address `0x00000000`.

```
struct ll {
    int val;
    struct ll* next;
}
```

```
[1.1] lw t0, 0(s0)
      lw t1, 8(s0)
      add t2, t0, t1
      sw t2, 4(s0)
```

```
[1.2] loop: beq s1, x0, end
      lw t0, 0(s1)
      addi t0, t0, 1
      sw t0, 0(s1)
      lw s1, 4(s1)
      jal x0, loop
end:
```

```
[1.3]      add t0, x0, x0
loop: slti t1, t0, 6
      beq t1, x0, end
      slli t2, t0, 2
      add t3, s0, t2
      lw t4, 0(t3)
      sub t4, x0, t4
      sw t4, 0(t3)
      addi t0, t0, 1
      jal x0, loop
end:
```

2 RISC-V Calling Conventions

- [2.1] How do we pass arguments into functions?
- [2.2] How are values returned by functions?
- [2.3] What is `sp` and how should it be used in the context of RISC-V functions?
- [2.4] Which values need to be saved by the caller, before jumping to a function using `jal`?
- [2.5] Which values need to be restored by the callee, before using `jalr` to return from a function?

3 Writing RISC-V Functions

- [3.1] Write a function `sumSquare` in RISC-V that, when given an integer `n`, returns the summation below. If `n` is not positive, then the function returns 0.

$$n^2 + (n - 1)^2 + (n - 2)^2 + \dots + 1^2$$

For this problem, you are given a RISC-V function called `square` that takes in a single integer and returns its square. Implement `sumSquare` using `square` as a subroutine. Be sure to follow RISC-V caller/callee convention. (Hints: for `sumSquare`, in what register can we expect the parameter `n`? What registers should hold `square`'s parameter and return value? In what register should we place the return value of `sumSquare`? What needs to go in `sumSquare`'s prologue and epilogue?)

4 More Translating between C and RISC-V

- 4.1 Translate between the RISC-V code to C. You may want to use the RISC-V Green Card on the next page as a reference. What is this RISC-V function computing? Assume no stack or memory-related issues, and assume no negative inputs.

C	RISC-V
	Func: addi t0 x0 1 Loop: and t1 a1 a1 beq t1 x0 Done mul t0 t0 a0 addi a1 a1 -1 jal x0 Loop Done: add a0 t0 x0 jr ra

RV64I BASE INTEGER INSTRUCTIONS, in alphabetical order

MNEMONIC	FMT	NAME	DESCRIPTION (in Verilog)	NOTE
add, addw	R	ADD (Word)	$R[rd] = R[rs1] + R[rs2]$	1)
addi, addiw	I	ADD Immediate (Word)	$R[rd] = R[rs1] + imm$	1)
and	R	AND	$R[rd] = R[rs1] \& R[rs2]$	1d ld lhu lwu auipc
andi	I	AND Immediate	$R[rd] = R[rs1] \& imm$	1 lhu lwu auipc
auipc	U	Add Upper Immediate to PC	$R[rd] = PC + \{imm, 12b\}$	bq bge
bq	SB	Branch EQual	$if(R[rs1]==R[rs2])$ $PC=PC+\{imm, 1b\}$	SB Branch Greater than or Equal
bgeu	SB	Branch \geq Unsigned	$if(R[rs1]>=R[rs2])$ $PC=PC+\{imm, 1b\}$	SB Branch Less Than
blt	SB	Branch Less Than	$if(R[rs1]<R[rs2])$ $PC=PC+\{imm, 1b\}$	SB Branch Not Equal
bltu	SB	Branch Less Than Unsigned	$if(R[rs1]<R[rs2])$ $PC=PC+\{imm, 1b\}$	bne ebreak
bne	SB	Branch Not Equal	$if(R[rs1]!=R[rs2])$ $PC=PC+\{imm, 1b\}$	i Environment BREAK
ebreak	I	Environment CALL	Transfer control to debugger	ecall
jal	UJ	Jump & Link	Transfer control to operating system	jalr
jalr	I	Jump & Link Register	$R[rd] = PC+4; PC = PC + \{imm, 1b\}$	jal
lbu	I	Load Byte Unsigned	$R[rd] = \{56bM\}(7,M[R[rs1]+imm](7:0))$	lbu
ld	I	Load Doubleword	$R[rd] = M[R[rs1]+imm](63:0)$	ld
lh	I	Load Halfword	$R[rd] = \{56bM\}(15,M[R[rs1]+imm](15:0))$	lh
lhu	I	Load Halfword Unsigned	$R[rd] = \{48b0,M[R[rs1]+imm](15:0)\}$	lhu
lui	U	Load Upper Immediate	$R[rd] = \{32b'imm<31>, imm, 12b\}$	lui
lw	I	Load Word	$R[rd] = \{32bM\}(31,M[R[rs1]+imm](31:0))$	lw
lwu	I	Load Word Unsigned	$R[rd] = \{32b0,M[R[rs1]+imm](31:0)\}$	lwu
or	R	OR	$R[rd] = R[rs1] R[rs2]$	or
ori	I	OR Immediate	$R[rd] = R[rs1] imm$	ori
sb	S	Store Byte	$M[R[rs1]+imm](7:0) = R[rs2](7:0)$	sb
sd	S	Store Doubleword	$M[R[rs1]+imm](63:0) = R[rs2](63:0)$	sd
sh	S	Store Halfword	$M[R[rs1]+imm](15:0) = R[rs2](15:0)$	sh
sll, sllw	R	Shift Left (Word)	$R[rd] = R[rs1] << R[rs2]$	sll, sllw
slli, slliw	I	Shift Left Immediate (Word)	$R[rd] = R[rs1] << imm$	slli, slliw
slt	R	Set Less Than	$R[rd] = (R[rs1] < R[rs2]) ? 1 : 0$	slt
slti	I	Set Less Than Immediate	$R[rd] = (R[rs1] < imm) ? 1 : 0$	slti
sltiu	I	Set $<$ Immediate Unsigned	$R[rd] = (R[rs1] < imm) ? 1 : 0$	sltiu
sltu	R	Set Less Than Unsigned	$R[rd] = (R[rs1] < R[rs2]) ? 1 : 0$	sltu
sra, sraw	R	Shift Right Arithmetic (Word)	$R[rd] = R[rs1] >> R[rs2]$	sra, sraw
srai, srawi	I	Shift Right Arith Imm (Word)	$R[rd] = R[rs1] >> imm$	srai, srawi
srl, srw	R	Shift Right (Word)	$R[rd] = R[rs1] >> imm$	srl, srw
srl, srlw	I	Shift Right Immediate (Word)	$R[rd] = R[rs1] >> imm$	srl, srlw
sub, subw	R	SUBtract (Word)	$R[rd] = R[rs1] - R[rs2]$	sub, subw
sw	S	Store Word	$M[R[rs1]+imm](31:0) = R[rs2](31:0)$	sw
xor	R	XOR	$R[rd] = R[rs1] ^ R[rs2]$	xor
xori	I	XOR Immediate	$R[rd] = R[rs1] ^ imm$	xori

OPCODES IN NUMERICAL ORDER BY OPCODE

MNEMONIC	FMT	OPCODE	FUNCTION	FUNCTION OR IMM	HEXADECIMAL
1b	I	0000011	000	03/0	03/0
1h	I	0000011	001	03/1	03/1
1w	I	0000011	010	03/2	03/2
1d	I	0000011	011	03/3	03/3
ld	I	0000011	100	03/4	03/4
lhu	I	0000011	101	03/5	03/5
lwu	I	0000011	110	03/6	03/6
addi	I	0010011	000	13/0	13/0
slli	I	0010011	001	0000000	13/1/0
slti	I	0010011	010	13/2	13/2
sltui	I	0010011	011	13/3	13/3
xori	I	0010011	100	13/4	13/4
srl	I	0010011	101	0000000	13/5/0
srai	I	0010011	110	0100000	13/5/6
ori	I	0010011	111	13/7	13/7
andi	I	0010011	101	0000000	1B/0
auipc	U	0010011	000	1B/1/00	1B/1/00
slliw	I	0011011	001	0000000	1B/5/00
srliw	I	0011011	101	0000000	1B/5/20
sraiw	I	0011011	100	0100000	23/0
sb	S	0100011	001	0000000	23/1
sh	S	0100011	010	0000000	23/2
sw	S	0100011	011	0000000	23/3
sd	S	0100011	000	0000000	33/0/00
add	R	0110011	000	0100000	33/0/00
rsl	R	0110011	100	0000000	33/4/00
sub	R	0110011	101	0000000	33/5/00
slt	R	0110011	010	0000000	33/5/20
sltu	R	0110011	011	0000000	33/6/00
and	R	0110011	111	0000000	33/7/00
lui	U	0110111	000	0000000	37
addw	R	0111011	000	0000000	3B/0/20
subw	R	0111011	001	0000000	3B/1/00
sllw	R	0111011	101	0000000	3B/5/00
srlw	R	0111011	100	0000000	3B/5/20
raw	R	0111011	101	0100000	63/0
beq	SB	0110011	000	0100000	63/1
bne	SB	0110011	001	0000000	63/4
blt	SB	1100011	100	0000000	63/5
bltu	SB	1100011	101	0000000	63/6
jal	UJ	1101111	000	0000000	67/0
jalr	I	1101111	000	0000000	6F
ecall	I	1110011	000	000000000000	73/0/001
ebreak	I	1110011	000	000000000001	73/0/001

Notes: 1) The Word version only operates on the rightmost 32 bits of a 64-bit registers

2) Operation assumes unsigned integers (instead of 2's complement)

3) The least significant bit of the branch address in jalr is set to 0

4) (signed) Load instructions extend the sign bit of data to fill the 64-bit register

5) Replicates the sign bit to fill in the leftmost bits of the result during right shift

6) Multiplies with one operand signed and one unsigned

7) The Single version does a single-precision operation using the rightmost 32 bits of a 64-bit F register

8) Classifies writes a 10-bit mask to show which properties are true (e.g., -inf, -0, +0, +inf, denorm, ...)

9) Atomic memory operation; nothing else can interpose itself between the read and the write of the memory location

The immediate field is sign-extended in RISC-V

PSEUDO INSTRUCTIONS

MNEMONIC	NAME	DESCRIPTION
beqz	Branch = zero	if(R[rs]==0) PC=PC+{imm,1b0}
bnez	Branch ≠ zero	if(R[rs]≠0) PC=PC+{imm,1b0}
fabs.s	Absolute Value	F[rd]=[F[rs]<0] ? -F[rs] : F[rs]
fabs.d		

fneg.s, fneg.d	FP negative	$F[\text{rd}] = -F[\text{rs1}]$
j	Jump	$\text{PC} = [\text{fimm}, 1\text{b}0\}$
jr	Jump register	$\text{PC} = \text{R}[\text{rs1}]$
la	Load address	$R[\text{rd}] = \text{address}$
li	Load imm	$R[\text{rd}] = \text{imm}$
mv	Move	$R[\text{rd}] = R[\text{rs1}]$
neg	Negate	$R[\text{rd}] = -R[\text{rs1}]$
nop	No operation	$R[0] = R[0]$
not	Not	$R[\text{rd}] = \sim R[\text{rs1}]$
ret	Return	$\text{PC} = \text{R}[1]$
seqz	Set = zero	$R[\text{rd}] = (\text{R}[\text{rs1}] == 0) ? 1 : 0$
snez	Set ≠ zero	$R[\text{rd}] = (\text{R}[\text{rs1}] != 0) ? 1 : 0$


2

IEEE 754 FLOATING-POINT STANDARD

HALF-PRECISION STANDARD
 $(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$
 where Half-Precision Bias = 15 Single-Precision Bias = 127

IEEE Half-, Single-, Double-, and Quad-Precision Formats: IEEE 754-2008 specifies four floating-point formats: half-precision (16 bits), single-precision (32 bits), double-precision (64 bits), and quad-precision (128 bits). The double-precision format is identical to the IEEE 754 standard. The quad-precision format uses 113 bits for the significand and 11 bits for the exponent.

S	Exponent	Fraction
15	14	10 9
		0
S	Exponent	Fraction
31	30	23 22
		0
S	Exponent	Fraction



CORE INSTRUCTION FORMATS

J	31	27	26	25	24	20	19	15	14	12	11	7	6	0
	func7		rs2		rs1		func3		rd		Opcode			
	imm[11:0]				rs1		func3		rd		Opcode			
B	imm[11:5]		rs2		rs1		func3		imm[4:0]		opcode			
	imm[12 10:5]			rs2		rs1	func3		imm[4:1][1]		opcode			
	imm[31:12]								rd		opcode			
	imm[20 10:1][11:9 12]								rd		opcode			

REGISTER NAME, USE, CALLING CONVENTION

REGISTER	NAME	USE	SAVER
x ₀	zero	The constant value 0	NA
x ₁	r _a	Return address	Caller
x ₂	sp	Stack pointer	Callee
x ₃	gp	Global pointer	--
x ₄	t _p	Thread pointer	Caller
x _{5-x₇}	t _{0-t₂}	Temporaries	Caller
x ₈	s _{0/fp}	Saved register/Frame pointer	Callee
x ₉	s ₁	Saved register	Callee
x _{10-x₁₁}	a _{0-a₁}	Function arguments/Return values	Callee
x _{12-x₁₇}	a _{2-a₇}	Function arguments/Return values	Callee
x _{18-x₂₇}	s _{2-s₁₁}	Saved registers	Callee
x _{28-x₃₁}	t _{3-t₆}	Temporaries	Caller
f _{0-f₇}	f _{0-f₇}	FP Temporaries	Caller
f _{8-f₉}	f _{0-f₈}	FP Saved registers	Callee
f _{10-f₁₁}	f _{0-f₉}	FP Function arguments/Return values	Caller
f _{12-f₁₇}	f _{2-f₇}	FP Function arguments	Caller
f _{18-f₂₇}	f _{82-f₁₁}	FP Saved registers	Callee
f _{28-f₃₁}	f _{82-f₁₁}	R[rd] = R[rs1] + R[rs2]	Caller

IEEE 754 FLOATING-POINT STANDARD
 $(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$
 where Half-Precision Bias = 15, Single-Precision Bias = 127,
 Double-Precision Bias = 1023, Quad-Precision Bias = 16383

IEEE Half-, Single-, Double-, and Quad-Precision Formats:

S	Exponent	Fraction
15	14	10 9 0
S	Exponent	Fraction
31	30	23 22 0
S	Exponent	Fraction
63	62	52 51 0
S	Exponent	Fraction
127	126	112 111 0

MEMORY ALLOCATION
 SP → 0000 003f ffff ffff_{hex}

Stack
Dynamic Data
Static Data
Text
Reserved

STACK FRAME

...
Higher Memory Addresses
Argument 9
Saved Registers
Stack Grows
Local Variables
Lower Memory Addresses
0 _{hex}

SIZE PREFIXES AND SYMBOLS

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
10 ⁻³	Kilo-	K	2 ¹⁰	Kibi-	Ki
10 ³	Mega-	M	2 ²⁰	Mebi-	Mi
10 ⁹	Giga-	G	2 ³⁰	Gibi-	Gi
10 ¹²	Tera-	T	2 ⁴⁰	Tebi-	Ti
10 ¹⁵	Peta-	P	2 ⁵⁰	Pebi-	Pi
10 ¹⁸	Exa-	E	2 ⁶⁰	Exbi-	Ei
10 ²¹	Zetta-	Z	2 ⁷⁰	Zebi-	Zi
10 ²⁴	Yotta-	Y	2 ⁸⁰	Yobi-	Yi
10 ³	milli-	m	10 ¹⁵	femto-	f
10 ⁶	micro-	μ	10 ¹⁸	atto-	a
10 ⁹	nano-	n	10 ²¹	zepto-	z
10 ⁻¹²	pico-	p	10 ⁻²⁴	yocto-	y