


## 1 State Intro

There are two basic types of circuits: combinational logic circuits and state elements. **Combinational logic** circuits simply change based on their inputs after whatever propagation delay is associated with them. For example, if an AND gate (pictured below) has an associated propagation delay of 2ps, its output will change based on its input as follows:




Where U, L, and H refer to an undefined, low (0), or high (1) signal respectively, for some number of nanoseconds.


You should notice that the output of this AND gate always changes 2ps after its inputs change.

**State elements**, on the other hand, can *remember* their inputs even after the inputs change. State elements change value based on a clock signal. A rising edge-triggered register, for example, samples its input at the rising edge of the clock (when the clock signal goes from 0 to 1).

Like logic gates, registers also have a delay associated with them before their output will reflect the input that was sampled. This is called the **clk-to-q** delay. (“Q” often indicates output). This is the time between the rising edge of the clock signal and the time the register’s output reflects the input change.




For the following register circuit, assume **setup** of 2.5ps, **hold** time of 1.5ps, and a **clk-to-q** time of 1.5ps. The clock signal has a period of 13ps.




You'll notice that the value of the output in the diagram above doesn't change immediately after the rising edge of the clock. Clock cycle time must be small enough that inputs to registers don't change within the hold time and large enough to account for clk-to-q times, setup times, and combinational logic delays.

- 1.1 For the following 2 circuits, fill out the timing diagram. The clock period (rising edge to rising edge) is 8ps. For every register, clk-to-q delay is 2ps, setup time is 4ps, and hold time is 2ps. NOT gates have a 2ps propagation delay




clk	4L 4H 4L 4H 4L 4H 4L 4H 4L 4H 4L 4H
in	14L 4H 6L 16H 8L
s0	
s1	
out	



clk	4L 4H 4L 4H 4L 4H 4L 4H 4L 4H 4L 4H
!clk	4H 4L 4H 4L 4H 4L 4H 4L 4H 4L 4H 4L
A	6H 8L 8H 2L 6H 8L 2H 6L 2H
R1	
R2	





2.3 Write an FSM that will output a 1 if it recognizes the regex pattern  $\{10+1\}$ .