#### University of California, Berkeley – College of Engineering

Department of Electrical Engineering and Computer Sciences Summer 2019 Instructors: Branden Ghena, Morgan Rae Reschenberg, Nicholas Riasanovsky 2019-07-29

# **CS61C MIDTERM 2**

Last Name (Please print clearly)				
First Name (Please print clearly)				
Student ID Number				
Circle the name of your Lab TA	Ayush Maganahalli John Yang	Chenyu Shi Lu Yang	Gregory Jerian Ryan Searcy	Jenny Song Ryan Thornton
Name of the person to your: Left   Right				
All my work is my own. I had no prior knowledge of the exam contents nor will I share the contents with others in CS61C who haven't taken it yet. <b>(please sign)</b>				

# Instructions

- This booklet contains 21 pages including this cover page. The back of each page of this exam is blank and can be used for scratch work, but will not be graded.
- Please turn off all cell phones, smartwatches, and other mobile devices. Remove all hats and headphones. Place *everything* except your writing utensil(s), cheat sheet, and beverage underneath your seat.
- You have 80 minutes to complete this exam. The exam is closed book: no computers, tablets, cell phones, wearable devices, calculators, or cheating. You are allowed two pages (US Letter, double-sided) of *handwritten* notes.
- There may be partial credit for incomplete answers; write as much of the solution as you can.
- Please write your answers within the boxes and blanks provided within each problem!

Question	1	2	3	4	5	Total
Possible Points	10	16	14	29	21	90

If you have the time, feel free to doodle on the front page!

# **Question 1: Floating \*Points to your Cheat Sheets - 10 pts**

For all of the following questions we are using the IEEE 754 single precision floating point from lecture. If you do not remember the details, some can be found on the back side of the green sheet.

1. Represent **14.75** in its floating point representation. Put your answer in hexadecimal.

0x\_\_\_\_\_

2. Represent -2<sup>-147</sup> in its floating point representation. Put your answer in hexadecimal.

0x\_\_

3. What value is represented by 0xFF800001?

For the remaining questions we are going to consider 2 possible changes:

- **Option 1**: Adding a bit to significand and removing a bit from the exponent
- **Option 2**: Adding a bit to the exponent and removing a bit from the significand

For each of the following questions select whether **option 1**, **option 2**, **neither**, or **both** will accomplish the presented task. Assume that the bias also shifts to be  $2^{\exp_bits - 1} - 1$ .

- 4. Represent pi more accurately than our IEEE 754 single precision floating point.
- (A) Option 1 (B) Option 2 (C) Neither (D) Both
- 5. Represent smaller positive numbers than IEEE 754 single precision floating point.

(A) Option 1 (B) Option 2 (C) Neither (D) Both

- 6. Represent more numbers in the range [1, 2) than IEEE 754 single precision floating point.
- (A) Option 1 (B) Option 2 (C) Neither (D) Both
- 7. Represent more numbers than IEEE 754 single precision floating point.
- (A) Option 1 (B) Option 2 (C) Neither (D) Both

# Question 2: ReCALL This Information (or have it written down I guess) - 16 pts

Consider the following assembly code in a file foo.s:

	.text	
1.		mv s1 a0
2.		addi s2 s2 4
3.	Start:	beq s1 x0 End
4.		lw a0 0(s1)
5.		jal ra printf
6.		add s1 s2 s1
7.		lw s1 0(s1)
8.		jal x0 Start
9.	End:	jalr x0, ra, 0

Recall that immediate values are generated from instructions with the following table:

31	30	20	19	12	11	10	5	4 1	0	
		- inst[3]	1] —			inst[3	0:25]	inst[24:21]	inst[20]	] I-immediate
		- inst[3	1] —			inst[3	0:25]	inst[11:8]	inst[7]	] S-immediate
		- inst[31] $-$		j	inst[7]	inst[3	0:25]	inst[11:8]	0	] SB-immediate
inst[31	] i	nst[30:20]	inst[19:12]				—	0 —		] U-immediate
_	- inst	[31] —	inst[19:12]	i	nst[20]	inst[3	0:25]	inst[24:21]	0	UJ-immediate

We will refer to the number produced after this process is completed as the "immediate value."

1. Fill in all fields (or write Does Not Apply) for the machine code generated for **beq s1 x0 End** (line 3).

Immediate value:		funct3:
opcode:	funct7: _	
rs1:	rs2:	rd:

Given the hex representation, which line number in the above program does it correspond to?

2. 0x0004A483

Line: \_\_\_\_\_

3. 0xFEDFF06F

Line: \_\_\_\_\_

- 4. After generating the object file (foo.o) of the previous code (foo.s), this object file is run through a linker with static library lib.a. Assuming any labels not found in the object file are found in lib.a, which of the following will be used to resolve the instruction jal ra printf?
- [ ] foo.o's symbol table
- [ ] foo.o's relocation table
- [] lib.a's symbol table
- [ ] lib.a's relocation table
- [ ] None of the Above

For each of the following questions select which stage of CALL (Compiler, Assembler, Linker, Loader) the action occurs in:

5. Command line arguments are placed into memory

(A) Compiler	B Assembler	© Linker	D Loader
6. Static data is pl	aced in memory		
(A) Compiler	B Assembler	© Linker	D Loader
7. External labels	are resolved		
(A) Compiler	B Assembler	© Linker	D Loader
8. Operator prece	dence is resolved		
(A) Compiler	B Assembler	© Linker	D Loader

# Question 3: Are Vulcans good at digital logic? - 14 pts

Which circuit diagram exactly matches the following boolean algebra expression?



$$Y = C(\overline{A+B})(B\overline{C})$$

The correct circuit is number:

Simplify the following boolean algebra expression. Show your work for partial credit, and you may use any method to simplify.

 $Y = B(AB + A\overline{B})(\overline{AC} + C)$ 

Simplified Solution:

Fill out the following truth table that corresponds to the following circuit.





Find the combination logic delays for each output or each circuit given the following parameters. There is no setup or hold time from the inputs or outputs.

- XOR gate delay: 80 ps
- AND gate delay: 60 ps
- OR gate delay: 40 ps



Out\_1 Delay:

Out\_2 Delay:

Out\_3 Delay:

For the next problems, consider the following pipelined circuit. Assume all registers have their clock inputs correctly connected to a global clock signal and that logic gates have the following parameters:

- XOR gate delay: 80 ps
- AND gate delay: 60 ps
- OR gate delay: 40 ps



When shopping for registers, we find two different models and want to determine which would be best for our circuit.

#### Register Type $\lambda$

- Setup Time: 40 ps
- Hold Time: 20 ps
- Clock-to-Q Delay: 30 ps

#### Register Type τ

- Setup Time: 10 ps
- Hold Time: 10 ps
- Clock-to-Q Delay: 80 ps

What is the minimum latency for the circuit from A to B if we use register type  $\lambda$ ?

What is the minimum latency for the circuit from A to B if we use register type  $\mathbf{T}$ ?

## Question 4: I'm afraid of datapaths, so iarrn away - 29 pts

Morgan notices much of the assembly code she writes involves iterating through arrays of integers. Instead of using several instructions to calculate the address of the next element, she proposes a new instruction,

iarrn rd rs1 rs2

which places into rd the address of the rs2-th element of the array pointed to by rs1. This instruction does not do bounds checking and it assumes the size of an integer is 4B (32 bits). Do *not* assume this instruction belongs to a specific type.

In verilog, the instruction is described as follows:

R[rd] = R[rs1] + (4 \* R[rs2])

Morgan is interested in modifying our RISC-V datapath to support this instruction. Assume we have introduced a new control bit "IArrN" which is 1 when the current instruction is iarrn and 0 otherwise. Using the datapath below, fill in the following table with the rest of the control bits for this instruction. If the control bit can be set to "\*", please draw an X in the table below.



IArrN	PCSel	RegWEn	MemRW	WBSel	BrUn	ALUSel
1						ADD

Morgan notices this instruction involves changing a few hardware pieces on the datapath in addition to changing control bits above. She proposes modifying the ASel and BSel muxes, and their associated control bits (circled below).



(Questions on next page)

How should we change BSel to allow our new instruction, and **all other RISC-V instructions**, to execute correctly?

Option A

B Option B

© Option C D Option D

E Option E

NOTE: some options showcase original hardware from the datapath. If you believe no changes are necessary, you should select this option. Assume our ALU, RegFile, and memory units remain unchanged internally.



How should we change ASel to allow our new instruction, and all other RISC-V instructions, to execute correctly?

Option A

B Option B

© Option C

D Option D

NOTE: some options showcase original hardware from the datapath. If you believe no changes are necessary, you should select this option. Assume our ALU, RegFile, and memory units remain unchanged internally.

rs1) PC) A		PC)		
	ASel		IArrN	ASel
rs1) MU) A. J IArri C	} [PC) ۷]	ASel	rs1 PC	D IArrN

Morgan later discovers she spends a lot of time writing assembly that increments the contents of integer arrays. She proposes another new instruction

iarrinc rd rs1 rs2

which reads the element pointed at by rs1, increments it by rs2, and writes the result to rd. In verilog:

R[rd] = M[R[rs1]] + R[rs2]

Morgan notices this instruction will *not* execute in our current datapath because it requires a memory access before the execute (ALU) stage. She proposes the following re-orderings. For each option, mark whether it would allow iarrinc to execute correctly and/or whether all other RISC-V instructions would execute correctly (given proper control is added).

Assume stages marked with numbers (ie. EX2) are duplications of the original stage. They may be idle or busy depending on the instruction's needs. Assume branch comparison happens in EX1. Assume all standard execution happens in EX1, and assume that EX2 is used only if an instruction requires additional ALU computation.

- 1. IF ID EX MEM WB
  - [] iarrinc can execute
  - [] all other RISC-V instructions can execute
- 2. IF ID MEM EX WB
  - [] iarrinc can execute
  - [] all other RISC-V instructions can execute

#### 3. IF ID MEM1 EX MEM2 WB

- [] iarrinc can execute
- [] all other RISC-V instructions can execute

Morgan elects to create a new datapath with the following stages:

IF ID EX1 MEM EX2 WB

The following is a pipeline diagram for this CPU:

IF	ID	EX1	MEM	EX2	WB			
	IF	ID	EX1	MEM	EX2	WB		
		IF	ID	EX1	MEM	EX2	WB	
			IF	ID	EX1	MEM	EX2	WB

She pipelines her CPU and runs the following code segment.

li t0 0
iarrn t2 a0 t0
loop:
 beq t0 a2 end
 lw t1 0(t2)
 addi t1 t1 6
 addi a1 a1 4
 sw t1 0(a1)
 addi t0 t0 1
 iarrn t2 a0 t0
 j loop
end:
 ...

For each set of lines below, decide if a hazard exists between them, if there is none, select 'no' and leave the forwarding column blank. If a hazard exists and can be solved by forwarding, select the stage to forward *from* and forward *to*, otherwise, select "Must Stall". Assume branch comparison happens in EX1. Assume execution can take place in either EX1 or EX2.

(Questions on next page)

Instructions	Hazard exists?	Forward from/to?
li t0 0 iarrn t2 a0 t0	[ ] yes [ ] no	<pre>[ ] Must Stall FROM: [ ] ID [ ] IF [ ] EX1 [ ] MEM [ ] EX2 [ ] WB TO: [ ] ID [ ] IF [ ] EX1 [ ] MEM [ ] EX2 [ ] WB</pre>
lw t1 0(t2) addi t1 t1 6	[ ] yes [ ] no	<pre>[ ] Must Stall FROM: [ ] ID [ ] IF [ ] EX1 [ ] MEM [ ] EX2 [ ] WB TO: [ ] ID [ ] IF [ ] EX1 [ ] MEM [ ] EX2 [ ] WB</pre>
addi a1 a1 4 sw t1 0(a1)	[ ] yes [ ] no	<pre>[ ] Must Stall FROM: [ ] ID [ ] IF [ ] EX1 [ ] MEM [ ] EX2 [ ] WB TO: [ ] ID [ ] IF [ ] EX1 [ ] MEM [ ] EX2 [ ] WB</pre>
j loop beq t0 a2 end	[ ] yes [ ] no	<pre>[ ] Must Stall FROM: [ ] ID [ ] IF [ ] EX1 [ ] MEM [ ] EX2 [ ] WB TO: [ ] ID [ ] IF [ ] EX1 [ ] MEM [ ] EX2 [ ] WB</pre>

## Question 5: Cache Only (WE DO NOT TAKE VENMO !!!) - 21 pts

Consider a write-back, write allocate cache with a total size of 128 B, with 2 sets each with 4 entries. If we have 512 KiB of total memory

1. How many bits are the tag, index, and offset fields of our address?

Tag: \_\_\_\_\_

Index:

Offset: \_\_\_\_\_

Now imagine we have two different code programs we want to execute on our machine with the cache from above. Assume that all loads are executed from left to right, for all questions any arrays are block aligned, and that sizeof(int) = 4.

```
// Version 1
void reverse array 1(int* arr, int size) {
     for (int i = 0; i < size / 2; i++) {</pre>
           arr[i] = arr[i] ^ arr[size - i - 1];
           arr[size - i - 1] = arr[i] ^ arr[size - i - 1];
           arr[i] = arr[i] ^ arr[size - i - 1];
     }
}
// Version 2
void reverse array 2(int* arr, int size) {
     int* temp = malloc ((size / 2) * sizeof (int));
     for (int i = 0; i < size / 2; i++) {</pre>
           temp[i] = arr[i];
     }
     for (int i = size / 2; i < size; i++) {</pre>
           arr[size - i - 1] = arr[i];
           arr[i] = temp[size - i - 1];
     }
}
```

(Questions on next page)

Above we have two different working implementations that reverse the elements in an array.

2. If size = 16, what is the worst case HR for reverse\_array\_1?

HR =\_\_\_\_\_

3. For reverse\_array\_1, assuming size is a power of 2, what is the largest value of size >= 16 that produces this worst case hit rate, or write no limit on the size.

(À 16 No Limit **B** 32

© 64

D 128

**E** 256

Œ

nit

4. If size = 16, what is the worst case HR for reverse\_array\_2?

HR =\_\_\_\_\_

5. Keeping size = 16, what is the minimum associativity that keeps the same worst case hit rate for reverse\_array\_2 as question 4 while keeping the cache size and block size the same.

A 1
B 2
C 4
D 8

6. Now consider a different cache setup. We have an L1 cache with a hit time of 2 cycles, L2 cache with a hit time of 18 cycles and a 15% local miss rate and a global miss rate of 5%. If main memory accesses take 60 cycles, what is the AMAT for this caching hierarchy in clock cycles.

cycles