Want to go back to the demo homescreen? Click here
note @432 💿 🚖 168 views
[Exams] Past Exams 2018 Q&A Discuss all questions pertaining to exams which took place in 2018 here.
You can find the past exams here: https://cs61c.org/resources/exams
When posting questions, you MUST reference the semester, exam, AND question so we can help you. Please put this at the beginning of your post in this format: [{Semester}-{Exam}]:Q{Question Number} For example: [SP-MT1]:Q1 , or [SU-MT2]:Q3
{Semester} is one of these: SP, SU, FA {Exam} is of of these: Q, MT, MT1, MT2, F Please separate out parts with periods: 1.2.ii.a.b.3.a
If you follow this format, it will make it very easy to search for similar questions!
midterm1 midterm2 final ~ An instructor (Jerry Xu) thinks this is a good note ~
Updated 27 days ago by Stephan Kaminsky
followup discussions for lingering questions and comments
 Resolved Unresolved Xxxxxx 2 months ago [Spring-MT1]: Q3a Why is song1 an address on the heap? Isn't song1 a pointer to memory on the heap, and isn't that pointer stored on the stack? I thought *song1 would have been on the heap. helpful!
Caroline Liu 2 months ago The question is asking what kind of address does each variable evaluate to. song1 is referring to the ptr to the memory you just allocated with malloc (heap). The ptr is just an address and that address is the address starting point of what you just malloced. &song1 would be on the stack. In this case, *song1 isn't an address, it's a struct.
 Resolved Unresolved Xxxxxx 2 months ago [Spring-MT1]:Q5dii Why do we multiply by 17 here? helpfull 0



Why the largest explanation in the	number of registers that can now ne solution.	v be supported in hardware in 64? I don't quit understand the
helpful! 0		
Anonym helpful!	ous Gear 2 months ago nvm I un	nderstand
 Resolved Unrest Xxxxxx 2 month [SP-MT1]:Q2.b I noticed that the have been done given the impler helpful! 0 Resolved Unrest helpful! 0 Resolved Unrest 	esolved hs ago e solution did not initialize "curr-> automatically when curr was init nentation in Q2.a? esolved ale 2 months ago	>next = NULL;" in the 2nd if block. Can we assume this to tialized? If not, wouldn't this be a problem if find_end is called,
foo:	<pre>slli t6 a0 2 sub sp sp t6 mv t4 sp sw zero 0(t4) addi t1 zero 1 bge t1 a0 Next andi t2 t1 1 slli t3 t1 2 add t3 t3 t4 sw t2 0(t3) addi t1 t1 1 j L1 </pre>	<pre>Translate the RISC-V Assembly on the left into C code to complete the function foo: unsigned foo(unsigned n) { unsigned arr[n]; unsigned total = 0; unsigned *ptr = arr; ptr[0] = 0; for (int i = 1; i < n; i++) { ptr[i] = i & 1; } for (int i = 0; i < n; i++) { total += ptr[i];</pre>

helpful! 0





[SU-18] Q5 I am confused by the answers, what does FwdOutA and FwdOutB do in the datapath here? helpful! 0
Xxxxxxx 1 month ago They refer to the output from the pipeline registers. helpful! 0

○ Resolved ○ Unresolved

XXXXXXX 1 month ago

[SP-18] 4A according to the explanation below, shouldn't the D stage for both beq and xor come after the stalling? Because I thought beq instruction decode stage cannot happen until andi instruction writes back.

Instructions								Су	cles								
110 11 00 110110	cl	c2	c3	c4	c5	c6	c7	c8	c9	c10	cll	c12	c13	c14	c15	c16	
ori s1 x0 0xf	F	D	Е	м	w												
andi s2 x0 0		F	D	Е	м	w											
beq s1 s2 exit			F	D	•	•	•	Е	м	w							
1w sl 0xc(s0)				F	•	•	•	D	Е	м	w						
wor sl sl s2								F	D	•	*	*	Е	м	W		
1w s1 0xc(s0)									F	•	*	*	D	Е	м	W	

Solution:

The first thing to notice for this question is that the datapath does not implement bypassing, and a register cannot be simultaneously read and written in the same cycle. Recall that instructions read their registers in stage DE, and write registers in WB. These restrictions mean that if instruction B needs a register that instruction A writes, then B cannot start its DE stage until the cycle after A's WB stage (this is a "data hazard"). The other type of hazards to worry about are "structural hazards", this means that no two instructions can be in the same stage at the same time. Now lets go through the answer instruction-by-instruction:

- and is 2 x0 0: This doesn't have any data depencies, so we just need to worry about structural hazards. It can start as soon as the F stage is available (c2).
- **beq s1 s2 exit:** This instruction reads register s2 which was written by the previous instruction. Therefore we must wait until the andi has finished its WB stage before running beq's DE stage (c7).
- lw s1 0xc(s0): At this point, the result of the branch doesn't matter because it is always predicted to be taken. Also, the branch doesn't write any registers, so we don't have any data dependencies and can start as soon as the stages are available. In this case, the fetch can start on c4, but the decode has to wait until beq is done with it (c8).

	• xor s1 s1 s2: We now must consider whether or not the branch was predicted correctly. Fortunately it was, so we don't need to take any action. Next we must look for data hazards; s1 is read by xor, but written by lw, so we must wait for lw to finish WB before starting xor's DE (c12).
	• lw s1 0xc(s0): There are no data hazards (notice that s1 is not read during the lw, only written, so there isn't a hazard). We need only wait for the stages to become available (structural hazards).
helpf	• •
5	Xxxxxxx 1 month ago beq enters decode stage at c4 but it has no effect on the result since only andi takes control of execute stage. It stalls until c7 after andi finishes writeback stage. helpful! 0
Resolve	ed O Unresolved
Cach	18] 5aiii I thought if we run this program with a fully associative cache, there will be a point where the le is full so there should be capacity misses as well.
	Xxxxxxx 1 month ago But for this question aren't we talking about direct mapped cache? Only one block is used and we keep replacing it with new data. There's no capacity miss.
O Resolve	ed O Unresolved
Anor (SU- (block helpfi	18] 5.2B I am wondering how to solve this type of problem in general. I am not sure where this came from the size of L2).
3	XXXXXX 1 month ago We only access L2 if there's a L1 miss. From the L2 hit rate we know that there's a miss every 4 accesses of L2. Therefore, every time L2 loads in a new block, it will contain consecutive data that L1 can load in 4 times before there's a L1 miss. So a L2 block is basically 4 times as large as a L1 block, in this case 4Y bytes. helpfull 0
?	Anonymous Comp 1 month ago ah okay thank you! helpful! 0



Why is it 3=4<1=2? Don't really know where to begin on this one.

helpful! 0



Daniel Fan 1 month ago resolved in OH

helpful! 0

XXXXXX I month ago @Daniel I thought so too, but we hastily assumed that 4096 bytes = 4096 ints, but it's only 1024 ints. There would actually be 4-5 TLB evictions for T=1, depending on whether or not main memory is page aligned, and it gets hideously complicated after that for other values of T, as another TA and I found out later yesterday. Please resolve!



Daniel Fan 1 month ago Ah, I see, MB LOL. 4096 ints are indeed different than 4096 bytes. I just looked at the problem again and this is my reasoning for the answer.

First of all, the cache is completely irrelevant for all 4 values of T as in every case the first loop will load all the values into the cache, meaning there will never be a miss in the second loop. Thus, the only difference in execution time will be due to TLB hits and misses.

For T = 1, the TLB miss/hit pattern will be: miss at start of loop as i = 5 * 1024 * 1024 which is a multiple of 4096, meaning we are loading a new page into the TLB. It will then continue to have TLB hits until i = 5 * 1024 * 1024 + 1024 when a new page will be loaded into the TLB. So the overall pattern will be 1 TLB miss every 1024 accesses until the end of the loop.

For T = 2, the TLB miss/hit pattern is almost identical. Instead of only missing on i = 5 * 1024 * 1024, it will also miss on i = 5 * 1024 * 1024 + 1 as this is 4 pages away from the previous access. Because it is % 2, the rest of the 1022 accesses will stay on these two pages and so we'll continue to have TLB hits until i = 5 * 1024 * 1024 + 1024 like before. So the overall pattern is 2 TLB misses every 1024 accesses.

For T = 3 and 4, due to the TLB evicting previous entries every on every access, the TLB will never hit. So both of them will have only TLB misses.

So that is why 3 = 4 < 1 and 3 = 4 < 2. I'm guessing that because of the wording "likewise, you could write 8=2 if 8 is about as fast as 2" (keyword: "about as fast"), they then write 1 = 2 as they only differ by 1 TLB miss every 1024 accesses.

Sorry for the mouthful and late response—I just saw this lol. helpful! 0



Xxxxxxx 1 month ago Rendering markdown... helpful! 0

Anonymous Mouse 1 month ago If we had the traditional IF, ID, EX, MEM, WB pipeline, I believe we would need to stall for 2 cycles since we would need to wait until after EX to start our next IF. However, since IF and ID are combined into 1 phase (IFD), that is why we only need to stall for 1 cycle.

Resolved Unresolved
 Anonymous Beaker 1 month ago



As the semester is reaching a close, Steven, Nick, and Damon are busy determining the difficulty of the final exam. All three will vote on whether the final should be easy or hard, but the final decision will always be made based on the following rules:

- Rule 1. If the vote is unanimously hard or unanimously easy, then it will be hard or easy, respectively.
- Rule 2. If Damon disagrees with Steven and Nick, then Damon's vote will be chosen.
- Rule 3. If Steven and Nick differ, then the minority vote will be chosen.
- Ese In all other situations, the outcome can be either easy or hard (i.e. they can be anything)

We will represent Steven's vote with the variable **S** which takes on values of 0 (easy) and 1 (hard). Similarly, Nick's vote is represented as **N** and Damon's vote is represented as **D**. For each rule, write out the **simplest** boolean logic expression using these three binary inputs that outputs whether or not the final exam will be easy or hard. Note: the symbol for XOR is \oplus .

Rule 1: <u>SND</u>	Rule2: (<i>D</i> • <i>S</i>)	$(D \oplus N) D \text{ or } S \oplus N D \qquad \text{Rule3: } (S \oplus N) D$
= (a ⊻ b) &&	(a⊻c)&&a	
11 11	11 11	
a b d	c X	
0 0 0	0 0	
0 0 1	1 0	
0 1 0	0 0	
0 1 1	1 0	
100	0 1	
1 0 1	1 0	
1 1 0	0 0	
1 1 1	1 0	
#N :	9	

Question 2: Simple Democratic Selection (12 pts)

As the semester is reaching a close, Steven, Nick, and Damon are busy determining the difficulty of the final exam. All three will vote on whether the final should be easy or hard, but the final decision will always be made based on the following rules:

- Rule 1. If the vote is unanimously hard or unanimously easy, then it will be hard or easy, respectively.
- Rule 2. If Damon disagrees with Steven and Nick, then Damon's vote will be chosen.
- Rule 3. If Steven and Nick differ, then the minority vote will be chosen.
- Else In all other situations, the outcome can be either easy or hard (i.e. they can be anything)

We will represent Steven's vote with the variable **S** which takes on values of 0 (easy) and 1 (hard). Similarly, Nick's vote is represented as **N** and Damon's vote is represented as **D**. For each rule, write out the **simplest** boolean logic expression using these three binary inputs that outputs whether or not the final exam will be easy or hard. Note: the symbol for XOR is \oplus .

Rule 1: F	Rule2:	Rule3:
-----------	--------	--------

Below is a boolean algebra expression that models this problem. Simplify it into as few gates as possible:

my answer : rule2: D.IS.IN



helpful! 0



Jenny 1 month ago No write allocate policy means after we request the address to cache, if we get a write miss, we directly find the data in memory then write to memory, so we never brought in the cache block containing the data that C accessed helpful!

○ Resolved ○ Unresolved



Anonymous Calc 1 month ago [SU-Final]:Q11.9

Why does the PPN of the page table entry corresponding to VPN 0x2 change, and why does the entry corresponding to VPN 0x1 change at all?

helpful! 0



Jenny 1 month ago The 4 physical pages are all being mapped in the initial page table because there are 4 valid entries in the page table. With memory request 0x2F4, the VPN is 0x2, but the page table entry is invalid, meaning there is no mapping exists for that VPN in the current page table, so a page fault occurs. Therefore, we need to evict a page from physical memory to disk and use that page as a free page for Virtual page 0x2, and invalidate the previous entry from the page table. Because the question says: assume we evict from main memory and the TLB by evicting the smallest VPN. Therefore, we evict the physical page that's mapped by VPN 0x01, which is 0x2 and assign that to the virtual page 0x2.

helpful! 1

○ Resolved ○ Unresolved



Anonymous Mouse 1 month ago

면 [SP-FINAL]

I understand how they get the VPN, but does anyone understand how they get the PPN from the VPN? I don't get how to use the given page table.

	Number	Number		Physical Address	TLB Hit, Page Table Hit, Page Fault?	
0x10	0x1 = 0b00 01	0x12		0x120	Page Table Hit	
0x5C	0x5 = 0b01 01				Page Fault	
0x39	0x3 = 0b00 11	0x5C		0x5C9	Page Table Hit	
0x1F	0x1 = 0b00 01	0x12		0x12F	TLB Hit	

helpful! 0

Jenny 1 month ago Let's walk through the process: virtual address = 0b0001 0000 \rightarrow VPN = 0001 TLB empty, so go straight to page table L1 index: 00 Entry with index 0: data at address 0x00 M[0x00] = 0x20, so L2 table starts there L2 index: 01 Entry with index 1: data at address 0x24 $M[0x24] = 0x12 \rightarrow PPN$

VA to PA: 0x10 to 0x120 Add entry entry to TLB: $0x1 \rightarrow 0x12$ helpful! 1



Anonymous Comp 2 1 month ago [SU-F]:Q5 For part I, i understand that we want to check rd == rs1 for FwdOutA and rd == rs2 for FwdOutB, but don't we want to check that the rd for the instruction at the MWB stage is equal to either rs1 or rs2 for the instruction at the X stage? If so, how can we know that indexing into inst[11:7] will retrieve the rd of the instruction at the MWB stage and indexing into inst[19:15] will retrieve the rs1 for the instruction at the X stage? helpful! 0

○ Resolved ○ Unresolved



Anonymous Beaker 1 month ago [SU-MT2]:Q4 - 2)b

Consider the following piece of code

1.	add t1 x0 x0
2.	add t2 x0 x0
3.	addi a0 x0 2
4.	slli a0 a0 2
5. L2:	bge t1 a0 End
6.	add t3 sp t1
7.	lw t3 0(t3)
8.	add t2 t2 t3
9.	addi t1 t1 4
10.	j L2

End:

b) How many total cycles will it take to complete the code above? Assume the pipeline is cleared upon reaching End. In addition, assume that there is perfectly accurate branch and jump prediction in the IFD stage. Thus, ONLY CONSIDER STALLS DUE TO DATA HAZARDS.
 ASSUME THERE ARE NO STALLS FOR STRUCTURAL OR CONTROL HAZARDS.
 Remember to calculate the total number of cycles for fully executing the code. A workspace was provided with this exam for you to show your work, which will only be graded if your final answer is not correct.

Total Cycles: _____

7





capacity or compulsory misses. This is a feature of fully-associative caches.

With these factors in mind, let's think about Part C. While yes, we are writing directly to memory because the cache is memory itself, but memory is not what's being cached here. What's stored in our cache is data from disk. So therefore, we have a write-back cache because I don't write back to the disk - the data I'm caching - until that block (or page in this case) is booted from the cache. The writeallocate argument follows similarly.

Hope this helped! Let me know if you have any further questions. helpful! 0

O Resolved O Unresolved



Anonymous Atom 2 28 days ago

🛞 [SU-Final] #10.3

For option D, is because it does not optimized the code? Or is because the statement is false about false sharing? Can I get a clarification about the answer?

helpful! 0



Anonymous Helix 27 days ago False sharing happens when there is a write and the block gets invalidated. In this code, there is no writes and invalidation happening so there is no optimization. helpful! 0

Resolved O Unresolved



SU-Final #10.1

For option D, how could this code work in this case? I think it is an infinite loop since $t^2 = old value + 1$ and $t^1 = old value + 1$ old value. The only case that is can be true is that t1 gets incremented meaning that it has gone through amoswap but in that case it is also going through infinite loop.

helpful! 0



Anonymous Helix 2 27 days ago I think option D is true when the operations happen to occur in the correct order, and $t^2 == t^1$ after the first iteration (therefore it will not enter the infinite loop). helpful! 0



Anonymous Comp 2 27 days ago

[SP-MT2] Q1f: For IMM_20, why don't we have any assembly code to perform (offset & 0x100000) (which is andi a5, a5, 0x100000 in assembly) after the srai a5, a1, 20 operation? Without this mask, bits 19 - 0 of a5 aren't guaranteed to be 0s, which means when we try to `or` those bits later on things won't work properly. helpful! 0