

inst.eecs.berkeley.edu/~cs61c/su06  
**CS61C : Machine Structures**

**Lecture #17: CPU Design II – Control**




**2006-07-26**


**Andy Carle**



# Anatomy: 5 components of any Computer



This week






# An Abstract View of the Critical Path


- This affects how fast you can clock your PC

**Critical Path (Load Operation) =**  
 Delay clock through PC (FFs) +  
 Instruction Memory's Access Time +  
 Register File's Access Time, +  
 ALU to Perform a 32-bit Add +  
 Data Memory Access Time +  
 Stable Time for Register File Write




# Recap: Meaning of the Control Signals

- **nPC\_MUX\_sel:**     **0**  $\Rightarrow$  **PC**  $\leftarrow$  **PC** + 4  
                          **1**  $\Rightarrow$  **PC**  $\leftarrow$  **PC** + 4 +  
                          {SignExt(Im16), 00}  
  “n”=next
- **Later in lecture: higher-level connection between mux and branch cond**




# Recap: Meaning of the Control Signals

- **ExtOp:** “zero”, “sign”
- **ALUsrc:** 0  $\Rightarrow$  regB;  
1  $\Rightarrow$  immed
- **ALUctr:** “add”, “sub”, “or”
- **MemWr:** 1  $\Rightarrow$  write memory
- **MemtoReg:** 0  $\Rightarrow$  ALU; 1  $\Rightarrow$  Mem
- **RegDst:** 0  $\Rightarrow$  “rt”; 1  $\Rightarrow$  “rd”
- **RegWr:** 1  $\Rightarrow$  write register



# RTL: The Add Instruction

---



**add rd, rs, rt**


- **MEM[PC]**      **Fetch the instruction from memory**
- **$R[rd] = R[rs] + R[rt]$**       **The actual operation**
- **$PC = PC + 4$**       **Calculate the next instruction's address**



# Instruction Fetch Unit at the Beginning of Add


- Fetch the instruction from Instruction memory:  $\text{Instruction} = \text{MEM}[\text{PC}]$

- same for all instructions






# The Single Cycle Datapath during Add




•  $R[rd] = R[rs] + R[rt]$




# Instruction Fetch Unit at the End of Add


- $PC = PC + 4$ 
  - This is the same for all instructions except:  
Branch and Jump




# Single Cycle Datapath during Or Immediate?




•  $R[rt] = R[rs] \text{ OR } \text{ZeroExt}[\text{Imm16}]$




# Single Cycle Datapath during Or Immediate?




•  $R[rt] = R[rs] \text{ OR } \text{ZeroExt}[\text{Imm16}]$




# The Single Cycle Datapath during Load?




- $R[rt] = \text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\}$




# The Single Cycle Datapath during Load




- $R[rt] = \text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\}$




# The Single Cycle Datapath during Store?




- Data Memory  $\{R[rs] + \text{SignExt}[imm16]\} = R[rt]$



# The Single Cycle Datapath during Store




- Data Memory {R[rs] + SignExt[imm16]} = R[rt]







# The Single Cycle Datapath during Branch?




- if  $(R[rs] - R[rt] == 0)$  then Zero = 1 ; else Zero = 0




# The Single Cycle Datapath during Branch




- if  $(R[rs] - R[rt]) == 0$  then Zero = 1 ; else Zero = 0



# Instruction Fetch Unit at the End of Branch



- if (Zero == 1) then  $PC = PC + 4 + \text{SignExt}[\text{imm16}] * 4$  ;  
 else  $PC = PC + 4$




- What is encoding of nPC\_sel?
  - Direct MUX select?
  - Branch / not branch
- Let's pick 2nd option

nPC_sel	zero?	MUX
0	x	0
1	0	0
1	1	1

Q: What logic gate?



# Step 4: Given Datapath: RTL -> Control



# A Summary of the Control Signals (1/2)

## inst      Register Transfer

**ADD**       $R[rd] \leftarrow R[rs] + R[rt];$                        $PC \leftarrow PC + 4$

**ALUSrc = RegB, ALUctr = "add", RegDst = rd, RegWr, nPC\_sel = "+4"**

**SUB**       $R[rd] \leftarrow R[rs] - R[rt];$                        $PC \leftarrow PC + 4$

**ALUSrc = RegB, ALUctr = "sub", RegDst = rd, RegWr, nPC\_sel = "+4"**

**ORi**       $R[rt] \leftarrow R[rs] + \text{zero\_ext}(\text{Imm16});$                        $PC \leftarrow PC + 4$

**ALUSrc = Im, Extop = "Z", ALUctr = "or", RegDst = rt, RegWr, nPC\_sel = "+4"**

**LOAD**       $R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign\_ext}(\text{Imm16})];$   $PC \leftarrow PC + 4$

**ALUSrc = Im, Extop = "Sn", ALUctr = "add",  
MementoReg, RegDst = rt, RegWr,                      nPC\_sel = "+4"**

**STORE**       $\text{MEM}[R[rs] + \text{sign\_ext}(\text{Imm16})] \leftarrow R[rs];$   $PC \leftarrow PC + 4$

**ALUSrc = Im, Extop = "Sn", ALUctr = "add", MemWr, nPC\_sel = "+4"**

**BEQ**       $\text{if} ( R[rs] == R[rt] ) \text{ then } PC \leftarrow PC + \text{sign\_ext}(\text{Imm16}) \parallel 00 \text{ else } PC \leftarrow PC + 4$


**nPC\_sel = "Br", ALUctr = "sub"**



# A Summary of the Control Signals (2/2)

See Appendix A → **func**  
 See Appendix A → **op**

	10 0000	10 0010	We Don't Care :-)				
	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	<b>add</b>	<b>sub</b>	<b>ori</b>	<b>lw</b>	<b>sw</b>	<b>beq</b>	<b>jump</b>
<b>RegDst</b>	1	1	0	0	x	x	x
<b>ALUSrc</b>	0	0	1	1	1	0	x
<b>MemtoReg</b>	0	0	0	1	x	x	x
<b>RegWrite</b>	1	1	1	1	0	0	0
<b>MemWrite</b>	0	0	0	0	1	0	0
<b>nPCsel</b>	0	0	0	0	0	1	0
<b>Jump</b>	0	0	0	0	0	0	1
<b>ExtOp</b>	x	x	0	1	1	x	x
<b>ALUctr&lt;2:0&gt;</b>	Add	Subtract	Or	Add	Add	Subtract	xxx



# Administrivia

---


- **Project 2 Due Friday**
- **HW 5 Now Available**



# The Single Cycle Datapath during Jump



- **New PC = { PC[31..28], target address, 00 }**






# The Single Cycle Datapath during Jump





- **New PC = { PC[31..28], target address, 00 }**



# Instruction Fetch Unit at the End of Jump



• **New PC = { PC[31..28], target address, 00 }**




How do we modify this to account for jumps?



# Instruction Fetch Unit at the End of Jump



• **New PC = { PC[31..28], target address, 00 }**



## Query

- Can Zero still get asserted?
- Does nPC\_sel need to be 0?
  - If not, what?




# Build CL to implement Jump on paper now


---



# Build CL to implement Jump on paper now



# Peer Instruction



- A. MemToReg='x' & ALUctr='sub'. SUB or BEQ?
- B. ALUctr='add'. Which 1 signal is different for all 3 of: ADD, LW, & SW? RegDst or ExtOp?
- C. "Don't Care" signals are useful because we can simplify our Boolean equations?



# And in Conclusion... Single cycle control


## ◦ 5 steps to design a processor

- 1. Analyze instruction set => datapath requirements
- 2. Select set of datapath components & establish clock methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic

## ◦ **Control** is the hard part

## ◦ MIPS makes that easier

- Instructions same size
- Source registers always in same place
- Immediates same size, location



Operations always on registers/immediates