

Lecture #23: VM I



2006-08-08
 Andy Carle




Outline

- Cache Review
- Virtual Memory



Improving Miss Penalty


- When caches first became popular, Miss Penalty ~ 10 processor clock cycles
- Today 2400 MHz Processor (0.4 ns per clock cycle) and 80 ns to go to DRAM ⇒ **200 processor clock cycles!**



Solution: another cache between memory and the processor cache: **Second Level (L2) Cache**



Analyzing Multi-level cache hierarchy



Avg Mem Access Time = $L1 \text{ Hit Time} + L1 \text{ Miss Rate} * L1 \text{ Miss Penalty}$
 $L1 \text{ Miss Penalty} = AMAT_{L2} = L2 \text{ Hit Time} + L2 \text{ Miss Rate} * L2 \text{ Miss Penalty}$
 Avg Mem Access Time = $L1 \text{ Hit Time} + L1 \text{ Miss Rate} * (L2 \text{ Hit Time} + L2 \text{ Miss Rate} * L2 \text{ Miss Penalty})$



Typical Scale

- L1
 - size: tens of KB
 - hit time: complete in one clock cycle
 - miss rates: 1-5%
- L2:
 - size: hundreds of KB
 - hit time: few clock cycles
 - miss rates: 10-20%
- L2 miss rate is fraction of L1 misses that also miss in L2
 - why so high?



Example: with L2 cache

- Assume
 - L1 Hit Time = 1 cycle
 - L1 Miss rate = 5%
 - L2 Hit Time = 5 cycles
 - L2 Miss rate = 15% (% L1 misses that miss)
 - L2 Miss Penalty = **200 cycles**
- L1 miss penalty = $5 + 0.15 * 200 = 35$
- Avg mem access time = $1 + 0.05 * 35 = \underline{2.75 \text{ cycles}}$



Example: without L2 cache

- Assume
 - L1 Hit Time = 1 cycle
 - L1 Miss rate = 5%
 - L1 Miss Penalty = 200 cycles
- Avg mem access time = $1 + 0.05 \times 200$
= 11 cycles
- **4x faster with L2 cache!** (2.75 vs. 11)



Cache Summary

- Cache design choices:
 - size of cache: speed v. capacity
 - direct-mapped v. associative
 - for N-way set assoc: choice of N
 - block replacement policy
 - 2nd level cache?
 - Write through v. write back?
- Use performance model to pick between choices, depending on programs, technology, budget, ...



VM




Generalized Caching

- We've discussed memory caching in detail. Caching in general shows up over and over in computer systems
 - Filesystem cache
 - Web page cache
 - Game Theory databases / tablespaces
 - Software memoization
 - Others?
- **Big idea: if something is expensive but we want to do it repeatedly, do it once and cache the result.**



Another View of the Memory Hierarchy



Memory Hierarchy Requirements

- What else might we want from our memory subsystem? ...
 - Share memory between multiple **processes** but still provide protection – don't let one program read/write memory from another
 - Emacs on star
 - Address space – give each process the illusion that it has its own private memory
 - Implicit in our model of a linker
- Called **Virtual Memory**



Virtual Memory Big Ideas

- Each address that a program uses (pc, \$sp, \$gp, .data, etc) is **fake** (even after linking)!
- Processor inserts new step:
 - Every time we reference an address (in IF or MEM) ...
 - Translate **fake** address to **real** one.


↓ ↓
virtual physical



CS 61C L23 VM I (13)

A Carls, Summer 2006 © UCB

VM Ramifications



- **Immediate consequences:**
 - Each program can operate in isolation!
 - OS can decide where and when each goes in memory!
 - HW/OS can grant different rights to different processes on same chunk of physical mem!
- **Big question:**
How do we manage the VA→PA mappings?



CS 61C L23 VM I (14)

A Carls, Summer 2006 © UCB

(Weak) Analogy

- Book title like **virtual address**
- Library of Congress call number like **physical address**
- Card catalogue like **page table**, mapping from book title to call number
- On card for book, in local library vs. in another branch like **valid bit** indicating in main memory vs. on disk
- On card, available for 2-hour in library use (vs. 2-week checkout) like **access rights**



CS 61C L23 VM I (15)

A Carls, Summer 2006 © UCB

VM


- Ok, now how do we implement it?
- **Simple solution:**
 - Linker assumes start addr at 0x0.
 - Each process has a \$base and \$bound:
 - \$base: start of physical address space
 - \$bound: size of physical address space
 - Algorithms:
 - VA→PA Mapping: $PA = VA + \$base$
 - Bounds check: $VA < \$bound$



CS 61C L23 VM I (16)

A Carls, Summer 2006 © UCB

Simple Example: Base and Bound Reg



CS 61C L23 VM I (17)

A Carls, Summer 2006 © UCB







VM Observations

- Working set of process is small, but distributed all over address space →
 - Arbitrary mapping function,
 - keep working set in memory
 - rest on disk or unallocated.
- Fragmentation comes from variable-sized physical address spaces
 - Allocate physical memory in fixed-sized chunks (1 mapping per chunk)
 - FA placement of chunks
 - i.e. any V chunk of any process can map to any P chunk of memory.




CS 61C L23 VM I (18)

A Carls, Summer 2006 © UCB



Page Table Entry (PTE) Format

- Contains either Physical Page Number or indication not in Main Memory
- OS maps to disk if Not Valid (V = 0)




- If valid, also check if have permission to use page: **Access Rights** (A.R.) may be Read Only, Read/Write, Executable

Cal

CS 61C L23 VM I (25)

A Carlo, Summer 2006 © UCB

Paging/Virtual Memory Multiple Processes



CS 61C L23 VM I (26)

A Carlo, Summer 2006 © UCB

Comparing the 2 levels of hierarchy

Cache Version	Virtual Memory vers.
Block or Line	Page
Miss	Page Fault
Block Size: 32-64B	Page Size: 4K-8KB
Placement: Direct Mapped, N-way Set Associative	Fully Associative
Replacement: LRU or Random	Least Recently Used (LRU)
Write Thru or Back	Write Back

Cal

CS 61C L23 VM I (27)

A Carlo, Summer 2006 © UCB

Notes on Page Table

- OS must reserve "**Swap Space**" on disk for each process
- To grow a process, ask Operating System
 - If unused pages, OS uses them first
 - If not, OS swaps some old pages to disk
 - (Least Recently Used to pick pages to swap)
- Will add details, but Page Table is essence of Virtual Memory

Cal

CS 61C L23 VM I (28)

A Carlo, Summer 2006 © UCB

Peer Instruction

- Locality is important yet different for cache and virtual memory (VM): temporal locality for caches but spatial locality for VM
- Cache management is done by hardware (HW) and page table management is done by software
- VM helps both with security and cost

Cal

CS 61C L23 VM I (29)

A Carlo, Summer 2006 © UCB

And in conclusion...

- Manage memory to disk? Treat as cache
 - Included protection as bonus, now critical
 - Use Page Table of mappings **for each user** vs. tag/data in cache
- Virtual Memory allows protected sharing of memory between processes
- Spatial Locality means Working Set of Pages is all that must be in memory for process to run fairly well

Cal

CS 61C L23 VM I (30)

A Carlo, Summer 2006 © UCB