

2010-07-26



TA Noah Johnson




http://xkcd.com/676/ Johnson, Summer 2010 © UCB




In Review: A Single Cycle Datapath

• We have everything! Now we just need to know how to BUILD CONTROL




Summary: Single-cycle Processor

- 5 steps to design a processor
 1. Analyze instruction set → datapath requirements
 2. Select set of datapath components & establish clock methodology
 3. Assemble datapath meeting the requirements
 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits



Step 4: Given Datapath: RTL → Control



A Summary of the Control Signals (1/2)

inst	Register Transfer
add	$R[rd] \leftarrow R[rs] + R[rt]; \quad PC \leftarrow PC + 4$ $ALUSrc = RegB, ALUctr = "ADD", RegDst = rd, RegWr, nPC_sel = "+4"$
sub	$R[rd] \leftarrow R[rs] - R[rt]; \quad PC \leftarrow PC + 4$ $ALUSrc = RegB, ALUctr = "SUB", RegDst = rd, RegWr, nPC_sel = "+4"$
ori	$R[rt] \leftarrow R[rs] + zero_ext(Imm16); \quad PC \leftarrow PC + 4$ $ALUSrc = Im, Extop = "Z", ALUctr = "OR", RegDst = rt, RegWr, nPC_sel = "+4"$
lw	$R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)]; \quad PC \leftarrow PC + 4$ $ALUSrc = Im, Extop = "sn", ALUctr = "ADD", MementoReg, RegDst = rt, RegWr, nPC_sel = "+4"$
sw	$MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rs]; \quad PC \leftarrow PC + 4$ $ALUSrc = Im, Extop = "sn", ALUctr = "ADD", MemWr, nPC_sel = "+4"$
beq	if (R[rs] == R[rt]) then $PC \leftarrow PC + sign_ext(Imm16) 0$ else $PC \leftarrow PC + 4$ $nPC_sel = "br", ALUctr = "SUB"$



A Summary of the Control Signals (2/2)

See Appendix A	func op	We Don't Care :-)							
		10 0000	10 0010	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
RegDst	add	1	1	0	0	x	x	x	x
ALUSrc	add	0	0	1	1	1	0	x	x
MementoReg	add	0	0	0	1	x	x	x	x
RegWrite	add	1	1	1	1	0	0	0	0
MemWrite	add	0	0	0	0	1	0	0	0
nPCsel	add	0	0	0	0	0	0	1	?
Jump	add	0	0	0	0	0	0	0	1
ExtOp	add	x	x	0	1	1	x	x	x
ALUctr<2:0>	add	Add	Subtract	Or	Add	Add	Subtract	x	x

R-type	op	rs	rt	rd	shamt	funct	add, sub
I-type	op	rs	rt	immediate			ori, lw, sw, beq
J-type	op	target address					jump



Boolean Expressions for Controller

RegDst = add + sub
 ALUSrc = ori + lw + sw
 MemtoReg = lw
 RegWrite = add + sub + ori + lw
 MemWrite = sw
 nPCsel = beq
 Jump = jump
 ExtOp = lw + sw
 ALUctr[0] = sub + beq (assume ALUctr is 00 ADD, 01: SUB, 10: OR)
 ALUctr[1] = or


where,

$rtype = \sim op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet \sim op_2 \bullet \sim op_1 \bullet \sim op_0$
 $ori = \sim op_5 \bullet \sim op_4 \bullet op_3 \bullet op_2 \bullet \sim op_1 \bullet op_0$
 $lw = op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet \sim op_2 \bullet op_1 \bullet op_0$
 $sw = op_5 \bullet \sim op_4 \bullet op_3 \bullet \sim op_2 \bullet op_1 \bullet op_0$
 $beq = \sim op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet op_2 \bullet \sim op_1 \bullet \sim op_0$
 $jump = \sim op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet \sim op_2 \bullet op_1 \bullet \sim op_0$


$add = rtype \bullet func_2 \bullet \sim func_1 \bullet \sim func_0 \bullet \sim func_2 \bullet \sim func_1 \bullet \sim func_0 \bullet \sim func_2 \bullet \sim func_1 \bullet \sim func_0$
 $sub = rtype \bullet func_2 \bullet \sim func_1 \bullet \sim func_0 \bullet \sim func_2 \bullet \sim func_1 \bullet \sim func_0 \bullet func_1 \bullet \sim func_0$

How do we implement this in gates?

Controller Implementation



Peer Instruction




- 1) MemToReg='x' & ALUctr='sub'.
SUB or BEQ?
- 2) ALUctr='add'. Which 1 signal is different for all 3 of: ADD, LW, & SW?
RegDst or ExtOp?

- a) SR
- b) SE
- c) BR
- d) BE

Summary: Single-cycle Processor

5 steps to design a processor

1. Analyze instruction set \rightarrow datapath requirements
2. Select set of datapath components & establish clock methodology
3. Assemble datapath meeting the requirements
4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits



Review: Single cycle datapath


5 steps to design a processor

1. Analyze instruction set datapath requirements
2. Select set of datapath components & establish clock methodology
3. Assemble datapath meeting the requirements
4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
5. Assemble the control logic


Control is the hard part

MIPS makes that easier

- Instructions same size
- Source registers always in same place
- Immediates same size, location
- Operations always on registers/immediates



How We Build The Controller



RegDst = add + sub
 ALUSrc = ori + lw + sw
 MemtoReg = lw
 RegWrite = add + sub + ori + lw
 MemWrite = sw
 nPCsel = beq
 Jump = jump
 ExtOp = lw + sw
 ALUctr[0] = sub + beq (assume ALUctr is 00 ADD, 01: SUB, 10: OR)
 ALUctr[1] = or

where,

$rtype = \sim op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet \sim op_2 \bullet \sim op_1 \bullet \sim op_0$
 $ori = \sim op_5 \bullet \sim op_4 \bullet op_3 \bullet op_2 \bullet \sim op_1 \bullet op_0$
 $lw = op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet \sim op_2 \bullet op_1 \bullet op_0$
 $sw = op_5 \bullet \sim op_4 \bullet op_3 \bullet \sim op_2 \bullet op_1 \bullet op_0$
 $beq = \sim op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet op_2 \bullet \sim op_1 \bullet \sim op_0$
 $jump = \sim op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet \sim op_2 \bullet op_1 \bullet \sim op_0$

$add = rtype \bullet func_2 \bullet \sim func_1 \bullet \sim func_0 \bullet \sim func_2 \bullet \sim func_1 \bullet \sim func_0 \bullet \sim func_2 \bullet \sim func_1 \bullet \sim func_0$
 $sub = rtype \bullet func_2 \bullet \sim func_1 \bullet \sim func_0 \bullet \sim func_2 \bullet \sim func_1 \bullet \sim func_0 \bullet func_1 \bullet \sim func_0$

Omigosh omigosh, do you know what this means?



Processor Performance

- Can we estimate the clock rate (frequency) of our single-cycle processor? We know:
 - 1 cycle per instruction
 - **lw** is the most demanding instruction.
- Assume these delays for major pieces of the datapath:
 - Instr. Mem, ALU, Data Mem : 2ns each, regfile 1ns
 - Instruction execution requires: $2 + 1 + 2 + 2 + 1 = 8\text{ns}$
 - $\Rightarrow 125\text{ MHz}$
- What can we do to improve clock rate?
- Will this improve performance as well?



• We want increases in clock rate to result in programs executing quicker.

CS61C L20 CPU Design: Control II and Pipelining I (13)

Johnson, Summer 2010 © UCB

Gotta Do Laundry

- Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, fold, and put away



- Washer takes 30 minutes



- Dryer takes 30 minutes



- “Folder” takes 30 minutes




- “Stasher” takes 30 minutes to put clothes into drawers



CS61C L20 CPU Design: Control II and Pipelining I (14)

Johnson, Summer 2010 © UCB

Sequential Laundry




• Sequential laundry takes 8 hours for 4 loads

CS61C L20 CPU Design: Control II and Pipelining I (15)

Johnson, Summer 2010 © UCB

Pipelined Laundry



• Pipelined laundry takes 3.5 hours for 4 loads!

CS61C L20 CPU Design: Control II and Pipelining I (16)

Johnson, Summer 2010 © UCB

General Definitions


- **Latency**: time to completely execute a certain task
 - for example, time to read a sector from disk is disk access time or disk latency
- **Throughput**: amount of work that can be done over a period of time



CS61C L20 CPU Design: Control II and Pipelining I (17)

Johnson, Summer 2010 © UCB

Pipelining Lessons (1/2)



• Pipelining doesn't help **latency** of single task, it helps **throughput** of entire workload

• **Multiple** tasks operating simultaneously using different resources

• Potential speedup = **Number pipe stages**


• Time to “**fill**” pipeline and time to “**drain**” it reduces speedup: 2.3X v. 4X in this example



CS61C L20 CPU Design: Control II and Pipelining I (18)

Johnson, Summer 2010 © UCB

Pipelining Lessons (2/2)



- Suppose new Washer takes 20 minutes, new Stasher takes 20 minutes. How much faster is pipeline?
- Pipeline rate limited by **slowest** pipeline stage
- Unbalanced lengths of pipe stages reduces speedup



CS61C L20 CPU Design: Control II and Pipelining I (19)

Johnson, Summer 2010 © UCB

Steps in Executing MIPS


- 1) **IF**ch: **I**nstruction **F**etch, Increment PC
- 2) **D**cd: **I**nstruction **D**ecode, Read Registers
- 3) **E**xec: **M**em-ref: Calculate Address
Arith-log: Perform Operation
- 4) **M**em: **L**oad: Read Data from Memory
Sore: Write Data to Memory
- 5) **W**B: **W**rite Data **B**ack to Register



CS61C L20 CPU Design: Control II and Pipelining I (20)

Johnson, Summer 2010 © UCB

Pipeline Hazard: Matching socks in later load



- A depends on D; **stall** since folder tied up



CS61C L20 CPU Design: Control II and Pipelining I (21)

Johnson, Summer 2010 © UCB

Administrivia

- HW8 due tomorrow
- Project 2 due next Monday
- Newsgroup problems
- Reminder: Midterm regrades due today



CS61C L20 CPU Design: Control II and Pipelining I (22)

Johnson, Summer 2010 © UCB

Problems for Pipelining CPUs


- Limits to pipelining: **Hazards** prevent next instruction from executing during its designated clock cycle
 - **Structural hazards**: HW cannot support some combination of instructions (single person to fold and put clothes away)
 - **Control hazards**: Pipelining of branches causes later instruction fetches to wait for the result of the branch
 - **Data hazards**: Instruction depends on result of prior instruction still in the pipeline (missing sock)
- These might result in pipeline **stalls** or **"bubbles"** in the pipeline.



CS61C L20 CPU Design: Control II and Pipelining I (23)

Johnson, Summer 2010 © UCB

Structural Hazard #1: Single Memory (1/2)



Read same memory twice in same clock cycle

CS61C L20 CPU Design: Control II and Pipelining I (24)

Johnson, Summer 2010 © UCB

Structural Hazard #1: Single Memory (2/2)

• Solution:


- infeasible and inefficient to create second memory
- (We'll learn about this more next week)
- so simulate this by having **two Level 1 Caches** (a temporary smaller [of usually most recently used] copy of memory)
- have both an **L1 Instruction Cache** and an **L1 Data Cache**
- need more complex hardware to control when both caches miss



CS61C L20 CPU Design: Control II and Pipelining I (25)

Johnson, Summer 2010 © UCB

Structural Hazard #2: Registers (1/2)



Can we read and write to registers simultaneously?

CS61C L20 CPU Design: Control II and Pipelining I (26)

Johnson, Summer 2010 © UCB

Structural Hazard #2: Registers (2/2)

• Two different solutions have been used:

- 1) RegFile access is **VERY** fast: takes less than half the time of ALU stage
 - Write to Registers during first half of each clock cycle
 - Read from Registers during second half of each clock cycle

- 2) Build RegFile with independent read and write ports

• Result: can perform Read and Write during same clock cycle



CS61C L20 CPU Design: Control II and Pipelining I (27)

Johnson, Summer 2010 © UCB

Peer Instruction

- 1) Thanks to pipelining, I have **reduced the time** it took me to wash my one shirt.
- 2) Longer pipelines are **always a win** (since less work per stage & a faster clock).

	12
a)	FF
b)	FT
c)	TF
d)	TT



CS61C L20 CPU Design: Control II and Pipelining I (28)

Johnson, Summer 2010 © UCB

Things to Remember

• Optimal Pipeline

- Each stage is executing part of an instruction each clock cycle.
- One instruction finishes during each clock cycle.
- On average, execute far more quickly.

• What makes this work?

- Similarities between instructions allow us to use same stages for all instructions (generally).
- Each stage takes about the same amount of time as all others: little wasted time.



CS61C L20 CPU Design: Control II and Pipelining I (30)

Johnson, Summer 2010 © UCB

Bonus slides

- These are extra slides that used to be included in lecture notes, but have been moved to this, the "bonus" area to serve as a supplement.

- The slides will appear in the order they would have in the normal presentation

Bonus



CS61C L20 CPU Design: Control II and Pipelining I (31)

Johnson, Summer 2010 © UCB

