CS61c Summer 2014 Discussion 5 – Everything is a Number!

July 7, 2014

1 MIPS Instruction Formats

Every MIPS instruction is represented with 32 bits! They come in three formats:

• R-Instruction format (register-to-register) Examples: add, and, sll, slt, jr

opcode	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6bits

• I-Instruction Format (register immediate) Examples: addiu, andi, beg, bne

opcode	rs	rt	immediate
6 bits	5 bits	5 bits	16 bits

• J-Instruction Format (jump format) For j and jal

opcode	address
6 bits	26 bits

Here's what each field in the formats means:

opcode	Indicates operation, or arithmetic family of operations (for opcode 0, which is R-type)		
funct	Indicates specific operation within arithmetic family of operations		
rs, rt, rd	For R-type, rs and rt are sources with rd as destination - rules vary for other formats!		
shamt	Shift amount for instructions that perform shifts		
immediate	Relative address or constant, will be 0 or sign-extended to 32 bits		
address	Absolute address		

See the MIPS Green Sheet for more details!

Exercise 1. How many total possible instructions can we represent with this format? We count the number of possible instructions in each format: R - 64 (op code 0, all the bits of func), I - 61, J - 2 \rightarrow 127 total.

Exercise 2. What could we do to increase the number of possible instructions?

There are a number of possible solutions, all of which roughly take the form, "borrow bits from another field and add them to opcode/func." Examples of this would be sacrificing bits of the I- format immediate for extra opcode bits. This costs us range in the immediates we can represent and the range of our branch instructions.

2 Decoding and Encoding MIPS Instructions

Exercise 3. Convert addi \$t1, \$t0, 5 to its HEX representation.

Exercise 4. Decode the following program and describe its function.

This function returns the larger number of \$a0 and \$a1.

Addres	Instruction	Decoded Instruction	
0x00	0x0085402A	slt \$t0, \$a0, \$a1	
	(0b0000000100001010100000000101010)	SIL \$10, \$40, \$41	
0x04	0x11000002 beg \$t0, \$0, 2		
0.04	(0b000100010000000000000000000000000000	υες φιο, φο, Δ	
0x08	0x00A01020	add \$v0, \$a1, \$0	
	(0b000000010100000001000000100000)		
0x0c	0x03E00008	jr \$ra	
	(0b000000111110000000000000000000000000	Ji ψiα	
0x10	0x00801020	add \$v0, \$a0, \$0	
	(0b0000000100000000100000100000) add \$v0, \$a0, \$0		
0x14	0x03E00008	jr \$ra	
	(0b000000111110000000000000000000000000		

Exercise 5. Given the following MIPS code (and instruction addresses), fill in the blank fields for the following instructions (you'll need your green sheet!):