# CS 61C: Great Ideas in Computer Architecture 

Functional Units,<br>Finite State Machines

## Instructor: Alan Christopher

## Review of Last Lecture

- Synchronous Digital Systems
- Pulse of a Clock controls flow of information
- All signals are seen as either 0 or 1
- Hardware systems are constructed from Stateless Combinational Logic and Stateful "Memory" Logic (registers)
- Combinational Logic: equivalent circuit diagrams, truth tables, and Boolean expressions
- Boolean Algebra allows minimization of gates
- State registers implemented from Flip-flops


## Dealing with Waveform Diagrams

- Easiest to start with CLK on top
- Solve signal by signal, from inputs to outputs
- Can only draw the waveform for a signal if all of its input waveforms are drawn
- When does a signal update?
- A state element updates based on CLK triggers
- A combinational element updates ANY time ANY of its inputs changes

Example: $\mathrm{T}=10 \mathrm{~ns} . \mathrm{t}_{\text {setup }}=\mathrm{t}_{\text {hold }}=0 . \mathrm{t}_{\mathrm{clk-to-q}}=1 \mathrm{~ns}$. $\mathrm{t}_{\text {prop }}=1 \mathrm{~ns}$ for all gates. Each "tick" below is 1 ns .
Solve for the waveform of the output $Y$.


CLK


X


## Hardware Design Hierarchy



## Agenda

- State Elements Continued
- Administrivia
- Logisim Introduction
- Finite State Machines
- Multiplexers
- ALU Design
- Adder/Subtracter


## Model for Synchronous Systems



- Collection of Combinational Logic blocks separated by registers
- Feedback is optional depending on application
- Clock (CLK): square wave that synchronizes the system - Clock signal connects only to clock input of registers
- Register: several bits of state that samples input on rising edge of CLK

Accumulator Revisited
 ...Again

- reset signal shown
- In practice $X$ might not arrive to the adder at the same time as $\mathrm{S}_{\mathrm{i}-1}$
- $\mathrm{S}_{\mathrm{i}}$ temporarily is wrong, but register always captures correct value
- In good circuits, instability never happens around rising edge of ck
$\square$ reset $\square$
 $\operatorname{Si}_{\text {7/24/2014 }}$


## Register Timing Terms (Review)

- Setup Time: how long the input must be stable before the CLK trigger for proper input read
- Hold Time: how long the input must be stable after the CLK trigger for proper input read
- "CLK-to-Q" Delay: how long it takes the output to change, measured from the CLK trigger


## Where Does Timing Come From?

- Example D flip-flop implementation:

- Changing the D signal around the time E (CLK) changes can cause unexpected behavior


## Maximum Clock Frequency

- What is the max frequency of this circuit?
- Limited by how much time needed to get correct Next State to Register



## The Critical Path

- The critical path is the longest delay between any two registers in a circuit
- The clock period must be longer than this critical path, or the signal will not propagate properly to that next register


## Pipelining and Clock Frequency (1/2)

- Clock period limited by propagation delay of adder and shifter
- Add an extra register to reduce the critical


Timing:


## Pipelining and Clock Frequency (2/2)

- Extra register allows higher clock freq (more outputs per sec)
- However, takes two (shorter) clock cycles to produce first output (higher latency for initial output)



## Pipelining Basics

- By adding more registers, break path into shorter "stages"
- Aim is to reduce critical path
- Signals take an additional clock cycle to propagate through each stage
- New critical path must be calculated
- Affected by placement of new pipelining registers
- Faster clock rate => higher throughput (outputs)
- More stages => higher startup latency
- Pipelining tends to improve performance
- More on this (application to CPUs) next week

Question: Want to run on 1 GHz processor. $\mathrm{t}_{\text {add }}=100 \mathrm{ps} . \mathrm{t}_{\text {mult }}=200 \mathrm{ps} . \mathrm{t}_{\text {setup }}=\mathrm{t}_{\text {hold }}=50 \mathrm{ps}$. What is the maximum $\mathrm{t}_{\text {clk-to-q }}$ we can use?

(A) 550 ps
(B) 750 ps
(C) 500 ps
(D) 700 ps

## Agenda

- State Elements Continued
- Administrivia
- Logisim Introduction
- Finite State Machines
- Multiplexers
- ALU Design
- Adder/Subtracter


## Administrivia

- HW5 will be posted today, due next Thursday
- Proj2-2 will be posted Friday/Saturday, due the following
Sunday


## Agenda

- State Elements Continued
- Administrivia
- Logisim Introduction
- Finite State Machines
- Multiplexers
- ALU Design
- Adder/Subtracter


## Logisim

- Open-source (i.e. free!) "graphical tool for designing and simulating logic circuits"
- Runs on Java on any computer
- Download to your home computer via class login or the Logisim website (we are using version 2.7.1)
- No programming involved
- Unlike Verilog, which is a hardware description language (HDL)
- Click and drag; still has its share of annoying quirks
- http://ozark.hendrix.edu/~burch/logisim/


## Gates in Logisim



D Buffer $\square$ AND Gate OR NAND Gate Do NOR Gate D) XOR Gate $D \circ$ XNOR Gate图 Even Parity $\$$ Controlled Buffer Do Controlled Inverter Arithmetic Memory Input/Output Base



Gates

Selection: AND Gate

| Facing | East |
| :--- | :--- |
| Data Bits | 1 |
| Gate Size | Medium |
| Number Of Inputs | 5 |
| Output Value | $0 / 1$ |
| Label | Medium |
| Label Font | SansSerif Plain 12 |
| Negate 1 (Top) | No |
| Negate 2 | No |
| Negate 3 | No |
| Negate 4 | No |
| Negate 5 (Bottom) | No |

## Registers in Logisim

- Flip-flops and Registers in "Memory" folder - 8-bit accumulator:



## Wires in Logisim

- Click and drag on existing port or wire
- Color schemes:
- Gray: unconnected
- Dark Green: low signal (0)
- Light Green: high signal (1)
- Red: error

- Blue: undetermined signal 3-bitilnput 100
- Orange: incompatible widths

- Tunnels: all tunnels with same label are connected



## Common Mistakes in Logisim

- Connecting wires together
- Crossing wires vs. connected wires
- Losing track of which input is which
- Mis-wiring a block (e.g. CLK to Enable)
- Grabbing wrong wires off of splitter
- Errors:

> 1) wire who se value depends on itself


3) propagated through some gates

4) conflicting signals

5) part of bus is errored out


## Agenda

- State Elements Continued
- Administrivia
- Logisim Introduction
- Finite State Machines
- Multiplexers
- ALU Design
- Adder/Subtracter


## Finite State Machines (FSMs)

- You may have seen FSMs in other classes
- Function can be represented with a state transition diagram
- With combinational logic and registers, any FSM can be implemented in hardware!



## FSM Overview

- An FSM (in this class) is defined by:
- A set of states $S$ (circles)
- An initial state $\mathrm{s}_{0}$ (only arrow not between states)
- A transition function that maps from the current input and current state to the output and the next state
(arrows between states)
- State transitions are controlled by the clock:
- On each clock cycle the machine checks the inputs and generates a new state (could be same) and new output


## Example: 3 Ones FSM

- FSM to detect 3 consecutive 1's in the Input


States: S0, S1, S2 Initial State: S0 Transitions of form:
input/output

INPUT $\otimes \sqrt{1 \otimes} 11 \phi \sqrt{1111} \phi \sqrt{1111} \phi \sqrt{111111} \phi$
OUTPUT


## Hardware Implementation of FSM

- Register holds a representation of the FSM's state
- Must assign a unique bit pattern for each state
- Output is present/current state (PS/CS)
- Input is next state (NS)
- Combinational Logic implements transition function (state transitions + output)


Summer 2014 -- Lecture \#19

## FSM: Combinational Logic

- Read off transitions into Truth Table!
- Inputs: Current State (CS) and Input (In)
- Outputs: Next State (NS) and Output (Out)


| CS | In | NS | Out |
| :---: | :---: | :---: | :---: |
| 00 | 0 | 00 | 0 |
| 00 | 1 | 01 | 0 |
| 01 | 0 | 00 | 0 |
| 01 | 1 | 10 | 0 |
| 10 | 0 | 00 | 0 |
| 10 | 1 | 00 | 1 |
| $\uparrow \hat{\imath}$ |  |  |  |

- Implement logic for EACH output (2 for NS, 1 for Out)


## Unspecified Output Values (1/2)

- Our FSM has only 3 states
- 2 entries in truth table are undefined/unspecified
- Use symbol 'X' to mean it can be either a 0 or 1
- Make choice to simplify final expression

| $\mathbf{C S}$ | $\mathbf{I n}$ | $\mathbf{N S}$ | Out |
| :---: | :---: | :---: | :---: |
| 00 | 0 | 00 | 0 |
| 00 | 1 | 01 | 0 |
| 01 | 0 | 00 | 0 |
| 01 | 1 | 10 | 0 |
| 10 | 0 | 00 | 0 |
| 10 | 1 | 00 | 1 |
| 11 | 0 | $X X$ | $X$ |
| 11 | 1 | $X X$ | $X$ |

## Unspecified Output Values (2/2)

- Let's find expression for $\mathrm{NS}_{1}$
- Recall: 2-bit output is just a 2-bit bus, which is just 2 wires
- Boolean algebra:

$$
\begin{aligned}
-\mathrm{NSI} & =\mathrm{CS}_{1}{ }^{\prime} \mathrm{CS}_{0} \mathrm{In}+\mathrm{CS}_{1} \mathrm{CS}_{0} \mathrm{In}{ }^{\prime} \\
& +\mathrm{CS}_{1} \mathrm{CS}_{0} \mathrm{ln} \\
-\mathrm{NSI} & =\mathrm{CSO} \mathrm{In}
\end{aligned}
$$

| CS | In | NS | Out |
| :---: | :---: | :---: | :---: |
| 00 | 0 | 00 | 0 |
| 00 | 1 | 01 | 0 |
| 01 | 0 | 00 | 0 |
| 01 | 1 | 10 | 0 |
| 10 | 0 | 00 | 0 |
| 10 | 1 | 00 | 1 |
| 11 | 0 | XX | X |
| 11 | 1 | XX | X |

## 3 Ones FSM in Hardware

- 2-bit Register needed for state
- CL: $\mathrm{NS}_{1}=\mathrm{CS}_{0} \mathrm{In}, \mathrm{NS}_{0}=\mathrm{CS}_{1}{ }^{\prime} \mathrm{CS}_{0}{ }^{\prime} \mathrm{In}$, Out $=\mathrm{CS}_{1} \mathrm{In}$



## Agenda

- State Elements Continued
- Administrivia
- Logisim Introduction
- Finite State Machines
- Multiplexers
- ALU Design
- Adder/Subtracter


## Data Multiplexor

- Multiplexor ("MUX") is a selector
- Place one of multiple inputs onto output (N-to-1)
- Shown below is an n-bit 2-to-1 MUX
- Input S selects between two inputs of n bits each



## Implementing a 1-bit 2-to-1 MUX

- Schematic:

- Truth Table: | $\mathbf{s}$ | $\mathbf{a}$ | $\mathbf{b}$ | $\mathbf{c}$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |

| 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

Boolean Expression:

$$
\begin{aligned}
c & =\bar{s} a \bar{b}+\bar{s} a b+s \bar{a} b+s a b \\
& =\bar{s}(a \bar{b}+a b)+s(\bar{a} b+a b) \\
& =\bar{s}(a(\bar{b}+b))+s((\bar{a}+a) b) \\
& =\bar{s}(a(1)+s((1) b) \\
& =\bar{s} a+s b
\end{aligned}
$$

Circuit Diagram:


## 1-bit 4-to-1 MUX (1/2)

- Schematic: $a b c d$

- Truth Table: How many rows? $2^{6}=64$
- Boolean Expression:

$$
\mathrm{e}=\mathrm{s}_{1}{ }^{\prime} \mathrm{s}_{0}{ }^{\prime} \mathrm{a}+\mathrm{s}_{1}{ }^{\prime} \mathrm{s}_{0} \mathrm{~b}+\mathrm{s}_{1} \mathrm{~s}_{0}{ }^{\prime} \mathrm{c}+\mathrm{s}_{1} \mathrm{~s}_{0} \mathrm{~d}
$$

## 1-bit 4-to-1 MUX (2/2)

- Can we leverage what we've previously built?
- Alternative hierarchical approach:



## Subcircuits Example

- Logisim equivalent of procedure or method - Every project is a hierarchy of subcircuits



## Technology Break

## Agenda

- State Elements Continued
- Administrivia
- Logisim Introduction
- Finite State Machines
- Multiplexers
- ALU Design
- Adder/Subtracter


## Arithmetic and Logic Unit (ALU)

- Most processors contain a special logic block called the "Arithmetic and Logic Unit" (ALU)
- We'll show you an easy one that does ADD, SUB, bitwise AND, and bitwise OR
- Schematic:


Simple ALU Schematic


## Adder/Subtractor: 1-bit LSB Adder

| $\begin{array}{r} a_{3} \\ +\quad b_{3} b \end{array}$ | $\begin{array}{ll} \mathrm{a}_{2} & \mathrm{a}_{1} \\ \mathrm{~b}_{2} & \mathrm{~b}_{1} \end{array}$ |  | Carry-out bit |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{a}_{0}$ |  |  |
|  |  | $\mathrm{b}_{0}$ | 00 | 00 |
| $\mathrm{s}_{3}$ | $\begin{array}{ll}\mathrm{s}_{2} & \mathrm{~s}_{1}\end{array}$ | $\mathrm{s}_{0}$ | 01 | 10 |
|  |  |  | $\begin{array}{ll}1 & 0 \\ 1 & 1\end{array}$ | $\begin{array}{ll}1 & 0 \\ 0 & 1\end{array}$ |
|  |  |  | $s_{0}=a_{0}$ | XOR $b_{0}$ |
|  |  |  | $c_{1}=a_{0}$ | AND $b_{0}$ |

## Adder/Subtractor: 1-bit Adder

|  |  | $\int_{\substack{\text { Possibile } \\ \text { cary-in } c_{1}}}$ |  | $\mathrm{b}_{i}$ | $\mathrm{c}_{i}$ | $\mathrm{s}_{i}$ | $\mathrm{c}_{i+1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{a}_{3} \quad \mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | 0 | 0 | 0 | 0 | 0 |
| $+\mathrm{b}_{3} \mathrm{~b}_{2}$ | $\mathrm{b}_{1}$ | $\mathrm{b}_{0}$ | 0 | 0 | 1 | 1 | 0 |
| $\mathrm{S}_{3} \mathrm{~S}$ |  |  |  | 1 | 0 | 1 | 0 |
|  |  |  | 0 | 1 | 1 | 0 | 1 |
|  |  |  | 1 | 0 | 0 | 1 | 0 |
| Here defining XOR of many inputs to be 1 when an odd number of inputs are 1 |  |  | 1 | 0 | 1 | 0 | 1 |
|  |  |  | 1 | 1 | 0 | 0 | 1 |
|  |  |  | 1 | 1 | 1 | 1 | 1 |

## Adder/Subtractor: 1-bit Adder

## - Circuit Diagrams:



## N x 1-bit Adders -> N-bit Adder

- Connect CarryOut ${ }_{i-1}$ to Carryln $n_{i}$ to chain adders:



## Two's Complement Adder/Subtractor

- Subtraction accomplished by adding negated number:



## Detecting Overflow

- Unsigned overflow
- On addition, if carry-out from MSB is 1
- On subtraction, if carry-out from MSB is 0
- This case is a lot harder to see than you might think
- Signed overflow
- Overflow from adding "large" positive numbers
- Overflow from adding "large" negative numbers


## Signed Overflow Examples (4-bit)

- Overflow from two positive numbers:
- $0111+0111,0111+0001,0100+0100$.
- Carry-out from the 2nd MSB (but not MSB)
- pos + pos $\neq$ neg
- Overflow from two negative numbers:
$\cdot 1000+1000,1000+1111,1011+1011$.
- Carry-out from the MSB (but not 2nd MSB)
- neg + neg $\neq$ pos
- Expression for signed overflow: $\mathrm{C}_{\mathrm{n}} \times O R \mathrm{C}_{\mathrm{n}-1}$


## Summary

- Critical path constrains clock rate
- Timing constants: setup, hold, and clk-to-q times
- Can adjust with extra registers (pipelining)
- Finite State Machines extremely useful
- Can implement systems with Register + CL
- Use MUXes to select among input
- S input bits selects one of 2 S inputs
- Each input is a bus n-bits wide
- Build n-bit adder out of chained 1-bit adders
- Can also do subtraction with additional SUB signal

