

CS 61C: Great Ideas in Computer Architecture

Lecture 11: Single-Cycle CPU, Datapath & Control Part 1

Instructor: Sagar Karandikar
sagark@eecs.berkeley.edu

<http://inst.eecs.berkeley.edu/~cs61c>

Berkeley EECS
ELECTRICAL ENGINEERING AND COMPUTER SCIENCES

Review

- Timing constraints in SDS
 - Setup time, Hold Time, Clock to Q time
- Use muxes to select among inputs
 - S control bits select from 2^S inputs
 - Each input can be n-bits wide, independent of S
 - Can implement muxes hierarchically
- ALU can be implemented using a mux
 - Coupled with basic block elements

How to design Adder/Subtractor?

- Truth-table, then determine canonical form, then minimize and implement as we've seen before
- Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer

Adder/Subtractor – One-bit adder LSB...

	a ₃	a ₂	a ₁	a ₀		a ₀	b ₀	s ₀	c ₁
				a ₀		0	0	0	0
+	b ₃	b ₂	b ₁	b ₀		0	1	1	0
	s ₃	s ₂	s ₁	s ₀		1	0	1	0
						1	1	0	1


s₀ =
c₁ =

Adder/Subtractor – One-bit adder (1/2)...




	a ₃	a ₂	a ₁	a ₀	a _i	b _i	c _i	s _i	c _{i+1}
			a ₁	a ₀				0	0
			a ₁	a ₀				0	0
+	b ₃	b ₂	b ₁	b ₀				1	0
	s ₃	s ₂	s ₁	s ₀				0	1
								1	0
								1	1
								1	1

s_i =
c_{i+1} =

Adder/Subtractor – One-bit adder (2/2)



s_i = XOR(a_i, b_i, c_i)
c_{i+1} = MAJ(a_i, b_i, c_i) = a_ib_i + a_ic_i + b_ic_i



- The CPU**
- Processor (CPU): the active part of the computer that does all the work (data manipulation and decision-making)
 - Datapath: portion of the processor that contains hardware necessary to perform operations required by the processor (the brawn)
 - Control: portion of the processor (also in hardware) that tells the datapath what needs to be done (the brain)

- So...**
- Let's build it!
 - Part 1: We'll see what the CPU looks like overall and run some instructions on it
 - Part 2: We'll start from our understanding of MIPS and incrementally add features/blocks to build the whole thing (today/Monday)

- Five Stages of Instruction Execution**
- Stage 1: Instruction Fetch
 - Stage 2: Instruction Decode
 - Stage 3: ALU (Arithmetic-Logic Unit)
 - Stage 4: Memory Access
 - Stage 5: Register Write

Stages of Execution (1/5)

- There is a wide variety of MIPS instructions: so what general steps do they have in common?
- Stage 1: Instruction Fetch
 - no matter what the instruction, the 32-bit instruction word must first be fetched from memory (the cache-memory hierarchy)
 - also, this is where we increment PC (that is, $PC = PC + 4$, to point to the next instruction: byte addressing so + 4)

Stages of Execution (2/5)

- Stage 2: Instruction Decode
 - upon fetching the instruction, we next gather data from the fields (decode all necessary instruction data)
 - first, read the opcode to determine instruction type and field lengths
 - second, read in data from all necessary registers
 - for add, read two registers
 - for addi, read one register
 - for jal, no reads necessary

Stages of Execution (3/5)

- Stage 3: ALU (Arithmetic-Logic Unit)
 - the real work of most instructions is done here: arithmetic (+, -, *, /), shifting, logic (&, |), comparisons (slt)
 - what about loads and stores?
 - lw \$t0, 40(\$t1)
 - the address we are accessing in memory = the value in \$t1 PLUS the value 40
 - so we do this addition in this stage


Stages of Execution (4/5)

- Stage 4: Memory Access
 - actually only the load and store instructions do anything during this stage; the others remain idle during this stage or skip it all together
 - since these instructions have a unique step, we need this extra stage to account for them
 - as a result of the cache system, this stage is expected to be fast

Stages of Execution (5/5)

- Stage 5: Register Write
 - most instructions write the result of some computation into a register
 - examples: arithmetic, logical, shifts, loads, stl
 - what about stores, branches, jumps?
 - don't write anything into a register at the end
 - these remain idle during this fifth stage or skip it all together

Stages of Execution on Datapath



In the News: BBC reveals design of the Micro Bit

- A “pocket-sized computer” set to be given to every 11- and 12-year old in Year 7 or equivalent in the UK
- Programmable array of LEDs, two buttons, built-in motion sensor
- Add-on power-pack that takes AA batteries for use as a “mobile” device
- USB, bluetooth connectivity



Scaling: Compared to the last BBC machine, the BBC micro (from 1981), the Micro Bit is:

- 18x faster
- 70 times smaller
- 617 times lighter

<http://www.bbc.com/news/technology-33409311>

19


Break

20

Datapath Walkthroughs (1/3)

- `add $r3, $r1, $r2` # $r3 = r1 + r2$
 - Stage 1: fetch this instruction, increment PC
 - Stage 2: decode to determine it is an add, then read registers $\$r1$ and $\$r2$
 - Stage 3: add the two values retrieved in Stage 2
 - Stage 4: idle (nothing to write to memory)
 - Stage 5: write result of Stage 3 into register $\$r3$


Example: add Instruction



Datapath Walkthroughs (2/3)

- `slti $r3, $r1, 17`
if ($r1 < 17$) $r3 = 1$ else $r3 = 0$
 - Stage 1: fetch this instruction, increment PC
 - Stage 2: decode to determine it is an slti, then read register $\$r1$
 - Stage 3: compare value retrieved in Stage 2 with the integer 17
 - Stage 4: idle
 - Stage 5: write the result of Stage 3 (1 if reg source was less than signed immediate, 0 otherwise) into register $\$r3$


Example: slti Instruction



Datapath Walkthroughs (3/3)

- `sw $r3, 17($r1) # Mem[r1+17]=r3`
 - Stage 1: fetch this instruction, increment PC
 - Stage 2: decode to determine it is a `sw`, then read registers `$r1` and `$r3`
 - Stage 3: add 17 to value in register `$r1` (retrieved in Stage 2) to compute address
 - Stage 4: write value in register `$r3` (retrieved in Stage 2) into memory address computed in Stage 3
 - Stage 5: idle (nothing to write into a register)

Example: sw Instruction




Why Five Stages? (1/2)

- Could we have a different number of stages?
 - Yes, other ISAs have different natural number of stages
- Why does MIPS have five if instructions tend to idle for at least one stage?
 - Five stages are the union of all the operations needed by all the instructions.
 - One instruction uses all five stages: the load

Why Five Stages? (2/2)

- `lw $r3, 17($r1) # r3=Mem[r1+17]`
 - Stage 1: fetch this instruction, increment PC
 - Stage 2: decode to determine it is a `lw`, then read register `$r1`
 - Stage 3: add 17 to value in register `$r1` (retrieved in Stage 2)
 - Stage 4: read value from memory address computed in Stage 3
 - Stage 5: write value read in Stage 4 into register `$r3`

Example: lw Instruction



Clickers/Peer Instruction

- Which type of MIPS instruction is active in the fewest stages?
 - A: LW
 - B: BEQ
 - C: J
 - D: JAL
 - E: ADDU

Administrivia

- HW2 out
 - We recommend doing this before the midterm
- Proj 2-1 out
 - Make sure you test your code on hive machines, that's where we'll grade them
 - Team registration problems? Email Jay

31

Administrivia

- Midterm is tomorrow
 - In this room, at this time
 - One double-sided 8.5"x11" handwritten cheatsheet
 - We'll provide a MIPS green sheet
 - No electronics
 - Covers up to and including last lecture (07/02)
 - **Review session slides posted on Piazza**
 - **Get some sleep!**


32

Break

33

Datapath and Control

- Datapath designed to support data transfers required by instructions
- Controller causes correct transfers to happen




Processor Design: 5 steps

- Step 1: Analyze instruction set to determine datapath requirements
 - Meaning of each instruction is given by register transfers
 - Datapath must include storage element for ISA registers
 - Datapath must support each register transfer
- Step 2: Select set of datapath components & establish clock methodology
- Step 3: Assemble datapath components that meet the requirements
- Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer
- Step 5: Assemble the control logic

The MIPS Instruction Formats

- All MIPS instructions are 32 bits long. 3 formats:



- The different fields are:
 - **op**: operation ("opcode") of the instruction
 - **rs, rt, rd**: the source and destination register specifiers
 - **shamt**: shift amount
 - **funct**: selects the variant of the operation in the "op" field
 - **address / immediate**: address offset or immediate value
 - **target address**: target address of jump instruction

The MIPS-lite Subset

- ADDU and SUBU

31	26	21	16	11	6	0
op	rs	rt	rd	shamt	funct	
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	

 - addu rd,rs,rt
 - subu rd,rs,rt
- OR Immediate:

31	26	21	16	0	
op	rs	rt	immediate		
6 bits	5 bits	5 bits	16 bits		

 - ori rt,rs,imm16
- LOAD and STORE Word

31	26	21	16	0	
op	rs	rt	immediate		
6 bits	5 bits	5 bits	16 bits		

 - lw rt,rs,imm16
 - sw rt,rs,imm16
- BRANCH:

31	26	21	16	0	
op	rs	rt	immediate		
6 bits	5 bits	5 bits	16 bits		

 - beq rs,rt,imm16

Register Transfer Level (RTL)

- Colloquially called "Register Transfer Language"
 - RTL gives the meaning of the instructions
 - All start by fetching the instruction itself
- ```

{op, rs, rt, rd, shamt, funct} ← MEM[PC]
{op, rs, rt, Imm16} ← MEM[PC]
Inst Register Transfers
ADDU R[rd] ← R[rs] + R[rt]; PC ← PC + 4
SUBU R[rd] ← R[rs] - R[rt]; PC ← PC + 4
ORI R[rt] ← R[rs] | zero_ext(Imm16); PC ← PC + 4
LOAD R[rt] ← MEM[R[rs] + sign_ext(Imm16)]; PC ← PC + 4
STORE MEM[R[rs] + sign_ext(Imm16)] ← R[rt]; PC ← PC + 4
BEQ if (R[rs] == R[rt])
 PC ← PC + 4 + {sign_ext(Imm16), 2'b00}
 else PC ← PC + 4

```


### Real-World RTL

### Step 1: Requirements of the Instruction Set

- Memory (MEM)
  - Instructions & data (will use one for each)
- Registers (R: 32, 32-bit wide registers)
  - Read RS
  - Read RT
  - Write RT or RD
- Program Counter (PC)
- Extender (sign/zero extend)
- Add/Sub/OR/etc unit for operation on register(s) or extended immediate (ALU)
- Add 4 (+ maybe extended immediate) to PC
- Compare registers?

### Step 2: Components of the Datapath

- Combinational Elements
- Storage Elements + Clocking Methodology
- Building Blocks



### ALU Needs for MIPS-lite + Rest of MIPS

- Addition, subtraction, logical OR, ==:
 


```

ADDU R[rd] = R[rs] + R[rt]; ...
SUBU R[rd] = R[rs] - R[rt]; ...
ORI R[rt] = R[rs] | zero_ext(Imm16)...
BEQ if (R[rs] == R[rt]) ...

```
- Test to see if output == 0 for any ALU operation gives == test. How?
- P&H also adds AND, Set Less Than (1 if A < B, 0 otherwise)
- ALU follows Chapter 5


### Storage Element: Idealized Memory

- “Magic” Memory
  - One input bus: Data In
  - One output bus: Data Out
- Memory word is found by:
  - For Read: Address selects the word to put on Data Out
  - For Write: Set Write Enable = 1: address selects the memory word to be written via the Data In bus
- Clock input (CLK)
  - CLK input is a factor ONLY during write operation
  - During read operation, behaves as a combinational logic block: Address valid  $\Rightarrow$  Data Out valid after “access time”




### Storage Element: Register (Building Block)

- Similar to D Flip Flop except
  - N-bit input and output
  - Write Enable input
- Write Enable:
  - Negated (or deasserted) (0): Data Out will not change
  - Asserted (1): Data Out will become Data In on positive edge of clock




### Storage Element: Register File

- Register File consists of 32 registers:
  - Two 32-bit output busses: busA and busB
  - One 32-bit input bus: busW
- Register is selected by:
  - RA (number) selects the register to put on busA (data)
  - RB (number) selects the register to put on busB (data)
  - RW (number) selects the register to be written via busW (data) when Write Enable is 1
- Clock input (clk)
  - Clk input is a factor ONLY during write operation
  - During read operation, behaves as a combinational logic block:
    - RA or RB valid  $\Rightarrow$  busA or busB valid after “access time.”




### Step 3a: Instruction Fetch Unit

- Register Transfer Requirements  $\Rightarrow$  Datapath Assembly
- Instruction Fetch
- Read Operands and Execute Operation
- Common RTL operations
  - Fetch the Instruction:  $mem[PC]$
  - Update the program counter:
    - Sequential Code:  $PC \leftarrow PC + 4$
    - Branch and Jump:  $PC \leftarrow \text{“something else”}$




### Step 3b: Add & Subtract

- $R[rd] = R[rs] \text{ op } R[rt]$  (addu rd,rs,rt)
  - Ra, Rb, and Rr come from instruction’s Rs, Rt, and Rd fields
- ALUctr and RegWr: control logic after decoding the instruction





### Clocking Methodology

- Storage elements clocked by same edge
- Flip-flops (FFs) and combinational logic have some delays
  - Gates: delay from input change to output change
  - Signals at FF D input must be stable before active clock edge to allow signal to travel within the FF (set-up time), and we have the usual clock-to-Q delay
- “Critical path” (longest path through logic) determines length of clock period







- ### Processor Design: 3 of 5 steps
- Step 1: Analyze instruction set to determine datapath requirements
    - Meaning of each instruction is given by register transfers
    - Datapath must include storage element for ISA registers
    - Datapath must support each register transfer
  - Step 2: Select set of datapath components & establish clock methodology
  - Step 3: Assemble datapath components that meet the requirements
  - Step 4: Analyze implementation of each instruction to determine setting of control points that realizes the register transfer
  - Step 5: Assemble the control logic

- ### In Conclusion
- “Divide and Conquer” to build complex logic blocks from smaller simpler pieces (adder)
  - Five stages of MIPS instruction execution
  - Mapping instructions to datapath components
  - Single long clock cycle per instruction