


CS61C Summer 2018 Discussion 7 – Pipelining

Pipelining Registers

In order to pipeline, we add registers between the five datapath stages. Label each of the five stages (IF, ID, EX, MEM, and WB) on the diagram below:



1. Why do we add +4 to the PC again in the memory stage?
2. Why do we need to save the instruction in a register multiple times?

Performance Analysis

| | | | | | |
|------------|-------------------|----------------|-----|-------------|-----|
| Element | Register clk-to-q | Register Setup | MUX | Branch Comp | ALU |
| Delay (ps) | 30 | 20 | 25 | 75 | 200 |

| | | | | |
|------------|---------|----------|--------------|---------------|
| Element | MemRead | MemWrite | RegFile Read | RegFile Setup |
| Delay (ps) | 250 | 200 | 150 | 20 |

1. With the delays provided above for each of the datapath components, what would be the fastest possible clock time for a single cycle datapath?
2. What is the fastest possible clock time for a pipelined datapath?
3. What is the speedup from the single cycle datapath to the pipelined datapath? Why is the speedup less than 5?

Hazards

One of the costs of pipelining is that it introduces three types of pipeline hazards: structural hazards, data hazards, and control hazards.

Structural Hazards

Structural hazards occur when more than one instruction needs to use the same datapath resource at the same time. There are two main causes of structural hazards:

- **Register File:** The register file is accessed both during ID, when it is read, and during WB, when it is written to. We can solve this by having separate read and write ports. To account for reads and writes to the same register, processors usually write to the register during the first half of the clock cycle, and read from it during in the second half.
- **Memory:** Memory is accessed for both instructions and data. Having a separate instruction memory (abbreviated IMEM) and data memory (abbreviated DMEM) solves this hazard.

Something to remember about structural hazards is that they can always be resolved by adding more hardware.

Data Hazards

Data hazards are caused by data dependencies between instructions. In CS 61C, where we will always assume that instructions are always going through the processor in order, we see data hazards when an instruction **reads** a register before a previous instruction has finished **writing** to that register.

Forwarding

Most data hazards can be resolved by forwarding, which is when the result of the EX or MEM stage is sent back to the beginning of the EX stage for a following instruction to use.

1. Look for data hazards in the code below, and figure out how forwarding could be used to solve them.

| Instruction | C1 | C2 | C3 | C4 | C5 | C6 | C7 |
|--------------------|----|----|----|-----|-----|-----|----|
| 1. addi t0, a0, -1 | IF | ID | EX | MEM | WB | | |
| 2. and s2, t0, a0 | | IF | ID | EX | MEM | WB | |
| 3. sltiu a0, t0, 5 | | | IF | ID | EX | MEM | WB |

2. Imagine you are a hardware designer working on a CPU's forwarding control logic. How many instructions after the first addi instruction above could be affected a potential data hazard created by this addi instruction?
3. You have the signals rs1, rs2, RegWEn, and rd for two instructions, instruction n and the instruction right after it, instruction n + 1. Write a condition you can check to see if there is a data hazard between the two instructions, in terms of these signals.

Stalls

1. Look for data hazards in the code below. One of them cannot be solved with forwarding—why?

| Instruction | C1 | C2 | C3 | C4 | C5 | C6 | C7 | C8 |
|-------------------|----|----|----|-----|-----|-----|-----|----|
| 1. addi s0, s0, 1 | IF | ID | EX | MEM | WB | | | |
| 2. addi t0, t0, 4 | | IF | ID | EX | MEM | WB | | |
| 3. lw t1, 0(t0) | | | IF | ID | EX | MEM | WB | |
| 4. add t2, t1, x0 | | | | IF | ID | EX | MEM | WB |

2. What could we do instead of forwarding to solve this data hazard?

