## Flynn's Taxonomy, DLP

Discussion 10: July 29, 2019

## 1 Flynn's Taxonomy

 $\boxed{1.1}$  Explain SISD and give an example if available


1.2 Explain SIMD and give an example if available

1.3 Explain MISD and give an example if available

Explain MIMD and give an example if available

## 2 Data-Level Parallelism

The idea central to data level parallelism is vectorized calculation: applying operations to multiple items (which are part of a single vector) at the same time.



Some machines with x86 architectures have special, wider registers, that can hold 128, 256, or even 512 bits. Intel intrinsics (Intel proprietary technology) allow us to use these wider registers to harness the power of DLP in C code.

Below is a small selection of the available Intel intrinsic instructions. All of them perform operations using 128-bit registers. The type \_m128i is used when these registers hold 4 ints, 8 shorts or 16 chars; \_m128d is used for 2 double precision floats, and \_m128 is used for 4 single precision floats. Where you see "epiXX", epi stands for extended packed integer, and XX is the number of bits in the integer. "epi32" for example indicates that we are treating the 128-bit register as a pack of 4 32-bit integers.

- \_\_m128i \_mm\_set1\_epi32(int i):
  Set the four signed 32-bit integers within the vector to i.
- \_\_m128i \_mm\_loadu\_si128( \_\_m128i \*p):

  Return the 128-bit vector stored at pointer p.
- \_\_m128i \_mm\_mullo\_epi32(\_\_m128i a, \_\_m128i b): Return vector  $(a_0 \cdot b_0, a_1 \cdot b_1, a_2 \cdot b_2, a_3 \cdot b_3)$ .
- \_\_m128i \_mm\_add\_epi32(\_\_m128i a, \_\_m128i b): Return vector  $(a_0+b_0,a_1+b_1,a_2+b_2,a_3+b_3)$
- void \_mm\_storeu\_si128( \_\_m128i \*p, \_\_m128i a): Store 128-bit vector a at pointer p.
- \_\_m128i \_mm\_and\_si128(\_\_m128i a, \_\_m128i b):
  Perform a bitwise AND of 128 bits in a and b, and return the result.

• \_\_m128i \_mm\_cmpeq\_epi32(\_\_m128i a, \_\_m128i b):
Compare packed 32-bit integers in a and b for equality, set return vector to
0xFFFFFFF if equal and 0 if not.

2.1 You have an array of 32-bit integers and a 128-bit vector as follows:

```
int arr[8] = {1, 2, 3, 4, 5, 6, 7, 8};
__m128i vector = _mm_loadu_si128((__m128i *) arr);
```

For each of the following tasks, fill in the correct arguments for each SIMD instruction, and where necessary, fill in the appropriate SIMD function. Assume they happen independently, i.e. the results of Part (a) do not at all affect Part (b).

(a) Multiply vector by itself, and set vector to the result.

```
(b) Add 1 to each of the first 4 elements of the arr, resulting in arr = {2, 3, 4,
  5, 5, 6, 7, 8}
 __m128i vector_ones = _mm_set1_epi32(______);
 __m128i result = _mm_add_epi32(_______, ________);
 (c) Add the second half of the array to the first half of the array, resulting
 in arr = \{1 + 5, 2 + 6, 3 + 7, 4 + 8, 5, 6, 7, 8\} = \{6, 8, 10, 12, 5, 6, 7, 8\}
  6, 7, 8}
 __m128i result = _mm_add_epi32(_mm_loadu_si128(______), _____);
 (d) Set every element of the array that is not equal to 5 to 0, resulting in arr
 = \{0, 0, 0, 0, 5, 0, 0, 0\}. Remember that the first half of the array has
 already been loaded into vector.
 __m128i fives = _____(_____);
 vector = _mm_loadu_si128(_____);
```

Implement the following function, which returns the product of all of the elements in an array.

\_mm\_storeu\_si128(\_\_\_\_\_\_\_);

```
static int product_naive(int n, int *a) {
   int product = 1;
   for (int i = 0; i < n; i++) {
      product *= a[i];
   }
   return product;
}</pre>
```

4 Flynn's Taxonomy, DLP

```
static int product_vectorized(int n, int *a) {
    int result[4];
    __m128i prod_v = _______;
    for (int i = 0; i < _____; i += ___) { // Vectorized loop
        prod_v = ______;
    }
    __mm_storeu_si128(______, ______);
    for (int i = _____; i < _____; i++) { // Handle tail case
        result[0] *= _____;
    }
    return _____;
}</pre>
```