RISC-V CPU Control, Pipelining

Instructor: Jenny Song
Agenda

• Datapath Review
• Control Implementation
• Administrivia
• Performance Analysis
• Pipelined Execution
• Pipelined Datapath
Single-Cycle RISC-V RV32I Datapath

[Diagram of the Single-Cycle RISC-V RV32I Datapath]

1. **IMEM**
   - Functions: Read instruction from memory, decode instruction, and pass it to the next stage.

2. **IMM Gen**
   - Generates immediate values based on instruction fields.

3. **Reg[]**
   - Stores register values, reads from and writes to.

4. **ALU**
   - Performs arithmetic and logical operations based on ALU selection.

5. **DMEM**
   - Reads data from and writes data to memory.

6. **WBSel**
   - Selects where to write back the result.

7. **alu+4**
   - ALU output is added to 4.

8. **wb**
   - Write back stage to update register file.

9. **inst[11:7]**
   - Instruction fields.

10. **inst[19:15]**
    - Instruction fields.

11. **inst[24:20]**
    - Instruction fields.

12. **inst[31:0]**
    - Full instruction word.

13. **imm[31:0]**
    - Immediate value.

14. **ImmSel**
    - Selects immediate source.

15. **RegWEn**
    - Write enable control signal for registers.

16. **BrUn**
    - Branch condition control.

17. **BrEq**
    - Branch on equal condition.

18. **BrLT**
    - Branch on less than condition.

19. **ASel**
    - ALU select signal.

20. **BSel**
    - Branch select signal.

21. **ALUSel**
    - ALU select signal.

22. **MemRW**
    - Memory read-write select.

23. **PCSel**
    - Program counter select.

24. **inst[31:0]**
    - Instruction word.

25. **Reg[rs1]**
    - Register select.

26. **Reg[rs2]**
    - Register select.

27. **AddrD**
    - Data address.

28. **AddrA**
    - First operand address.

29. **AddrB**
    - Second operand address.

30. **DataA**
    - First operand data.

31. **DataB**
    - Second operand data.

32. **DataD**
    - Data result.

33. **DataW**
    - Write data.

34. **DataR**
    - Read data.

35. **Branch Comp.**
    - Compares branch condition.

36. **Reg[]**
    - Accesses register file.

37. **AddrA**
    - Address and data are combined.

38. **AddrB**
    - Address and data are combined.

39. **AddrD**
    - Address and data are combined.

7/14/2020
CS61C Su20 - Lecture 13
Single-Cycle RISC-V RV32I Datapath
Agenda

• Quick Datapath Review
• Control Implementation
• Performance Analysis
• Pipelined Execution
• Pipelined Datapath
Control bits
Our Control Bits

- **PCSel**
  - Does this instruction change my control flow?
  - What is the address of my next instruction?

- **ImmSel**
  - Does this instruction have/use an immediate?
    - If yes, what type of instruction is it? How is the immediate stored?

- **RegWEn**
  - Does this instruction write to the destination register rd?

- **BrUn**
  - Does this instruction do a branch? If so, is it unsigned or signed?
Our Control Bits

- **BSel**
  - Does this instruction operate on R[rs2] or an immediate?

- **ASel**
  - Does this instruction operate on R[rs1] or PC?

- **ALUSel**
  - What operation should we perform on the selected operands?

- **MemRW**
  - Do we want to write to memory? Do we want to read from memory?
    - If we don’t care about the memory output, what should we do?

- **WBSel**
  - Which value do we want to write back to rd?
    - If we aren’t writing back (RegWEn = 0) does this value matter?
Designing Control Signals

- The majority of project 3!
  - So we won’t give the solutions out in lecture ;)
- Questions you should ask:
  - Is this control signal the same for every instruction of the same type? (I, R, S, SB, etc.) If so, can you use a combination of opcode/funct3/funct7 to encode the value?
  - Is this control signal dependent on other controls?
    - ie. PCSel and BrEq, BrLT
  - Does the value of this control signal alter the execution of the instruction?
    - Some cases: yes! (MemRW, for example)
    - Some cases: no! (ImmSel in R-type inst, for example)
Let’s try an example!

Design PCSel yourself!

Might help to split it into three cases:
- Regular (non-control) instructions
- Branches
- Jumps

You may assume PCSel = 0 → PC = PC + 4, and PCSel = 1 → PC = ALUout
PCSel: Regular Instructions

- Assumption: $\text{PCSel} = 0 \rightarrow \text{PC} = \text{PC} + 4$, and $\text{PCSel} = 1 \rightarrow \text{PC} = \text{ALUout}$
  - This isn’t the case in every datapath! How can you check? Look at what the PC-input MUX maps 0 and 1 to. Its controlled by PCSel!
  - For regular instructions, PCSel is always 0, so our circuit looks like this (pretty boring, huh?)
PCSel: Branch Instructions

- How do we know if an instruction is a branch?
- Intuition: check the green sheet!

<table>
<thead>
<tr>
<th></th>
<th>SB</th>
<th>Value</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>beq</td>
<td>SB</td>
<td>1100011</td>
<td>000</td>
</tr>
<tr>
<td>bne</td>
<td>SB</td>
<td>1100011</td>
<td>001</td>
</tr>
<tr>
<td>blt</td>
<td>SB</td>
<td>1100011</td>
<td>100</td>
</tr>
<tr>
<td>bge</td>
<td>SB</td>
<td>1100011</td>
<td>101</td>
</tr>
<tr>
<td>bltu</td>
<td>SB</td>
<td>1100011</td>
<td>110</td>
</tr>
<tr>
<td>bgeu</td>
<td>SB</td>
<td>1100011</td>
<td>111</td>
</tr>
</tbody>
</table>

- In order: opcode, func3 → same fields but in hex
- Look at that! they all have the same opcode! We should also check to make sure no other instructions have the same one!
  - spoiler: they don’t, but you should check!
PCSel: Branch Instructions

- Let’s describe our desired behaviour in words:
  - If we are a regular instruction, choose PC+4. If we are a branch instruction, choose ALUout
  - If we are a regular instruction, set PCSel = 0. If we are a branch instruction, set PCSel = 1
- We can identify a branch instruction by doing an equality check on the opcode. Here’s our sub circuit:
PCSel: Jumps

- Which instructions are our jump instructions?
  - In order, opcode, func3 (none for jal) → hex
    - Oh no! These are different, so no easy generalisation here.
    - Same as with branching, though, we can do an equality check on the opcode using a comparator. We’ll have to do two separate comparisons here.
Which of the following circuits is the correct PCSel for jumps?

A

B

C, D, E: I don’t understand how iClicker questions work
Putting them all together

- We can have a regular instruction OR a branch instruction OR a jump instruction. To combine all our signals together and retain the functionality of each individual piece, we’ll OR them!
  - Describing your circuit aloud, and keying in on the words you use, might be a helpful design/debugging strategy!
- If any of the sub-circuits are true, PCSel will become (1)
  - Otherwise, it’ll be 0
- Because we only have sub-circuits for the branch and jump cases, all normal instructions will have PCSel = 0, while branch, jump will have PCSel = 1 as desired :)
PCSel: Final Circuit
Control Signals: Big picture!

- Control signals are how we get the same hardware to behave differently and produce different instructions.
- For every instruction, all control signals are set to one of their possible values (Not always 0 or 1!) or an indeterminate (*) value indicating the control signal doesn’t affect the instruction’s execution.
- Each control signal has a sub-circuit based on ~nine bits from the instruction format:
  - Upper 5 func7 bits (lower 2 are the same for all 61C instructions)
  - All func3 bits
  - “2nd” upper opcode bit (others are the same for all 61C instructions)
Control Signals: ADD
ADD: PCSel

- Should we execute the next instruction (0), or jump control flow to the address given by our ALU output (1)?
- We aren’t a branch or jump!
- PCSel = 0
ADD: ImmSel, RegWEn

- How do we want to assemble our immediate?
  - Wait... we don’t have one?
  - We DON’T CARE about this signal
- ImmSel = *

- Do we want to write (1) to our destination register rd, or not (0)?
  - Add should write!
- RegWEn = 1
ADD: BrUn

- When we compare R[rs1] and R[rs2], should the comparison be signed (0), or unsigned (1)?
  - We aren’t doing a branch!
  - This value doesn’t matter

- BrUn = *
ADD: A Sel, B Sel, ALU Sel

- Which operands do we want to operate on?
  - ADD requires rs1 and rs2
  - A Sel = 0 (rs1)
  - B Sel = 0 (rs2)

- What operation do we want to perform?
  - ADD == uh... add?
  - ALU Sel = “Add”
    - but wait... that’s not binary, how does that work?
ALUSel

- For diagramming purposes, we set ALUSel on examples and exam questions to an English value (add, sub, or, etc.)
- In your CPU, it’ll have a binary value (and so will all other signals!)
- The mapping between English words and binary values depends on how you build your ALU!
  - These mappings are arbitrary! As long as you’re consistent (all add-based instructions have the same ALUSel) things will work just fine
ADD: MemRW, WBSeI

- Are we reading (0) or writing (1) memory?
  - Wait, we’re not doing anything with memory. Can this be a “don’t care” value?
    - NO NO NO NO NO ! :(  
    - We never want to “accidentally” write memory! This has to be a “passive read”.

- MemRW = 0
- What value do we want to write back to rd?
  - ALU Out!
- WBSeI = 1
ADD: Control Signals

Here are the signals and values we’ve compiled for our ADD instruction:

<table>
<thead>
<tr>
<th>Inst[31:0]</th>
<th>BrEq</th>
<th>BrLT</th>
<th>PCSel</th>
<th>ImmSel</th>
<th>BrUn</th>
<th>ASel</th>
<th>BSel</th>
<th>ALUSel</th>
<th>MemRW</th>
<th>RegWE</th>
<th>WBSel</th>
</tr>
</thead>
<tbody>
<tr>
<td>add</td>
<td>*</td>
<td>*</td>
<td>+4</td>
<td>*</td>
<td>*</td>
<td>Reg</td>
<td>Reg</td>
<td>Add</td>
<td>Read</td>
<td>1 (Y)</td>
<td>ALU</td>
</tr>
</tbody>
</table>

(green = left 3 cols = control INPUTS)
(orange = right 9 cols = control OUTPUTS)
<table>
<thead>
<tr>
<th>Inst[31:0]</th>
<th>BrEq</th>
<th>BrLT</th>
<th>PCSel</th>
<th>ImmSel</th>
<th>BrUn</th>
<th>ASel</th>
<th>BSel</th>
<th>ALUSel</th>
<th>MemRW</th>
<th>RegWE</th>
<th>WBSel</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>add</strong></td>
<td>*</td>
<td>*</td>
<td>+4</td>
<td>*</td>
<td>*</td>
<td>Reg</td>
<td>Reg</td>
<td>Add</td>
<td>Read</td>
<td>1 (Y)</td>
<td>ALU</td>
</tr>
<tr>
<td><strong>sub</strong></td>
<td>*</td>
<td>*</td>
<td>+4</td>
<td>*</td>
<td>*</td>
<td>Reg</td>
<td>Reg</td>
<td>Sub</td>
<td>Read</td>
<td>1</td>
<td>ALU</td>
</tr>
<tr>
<td><strong>(R–R Op)</strong></td>
<td>*</td>
<td>*</td>
<td>+4</td>
<td>*</td>
<td>*</td>
<td>Reg</td>
<td>Reg</td>
<td><em>(Op)</em></td>
<td>Read</td>
<td>1</td>
<td>ALU</td>
</tr>
<tr>
<td><strong>addi</strong></td>
<td>*</td>
<td>*</td>
<td>+4</td>
<td>I</td>
<td>*</td>
<td>Reg</td>
<td>Imm</td>
<td>Add</td>
<td>Read</td>
<td>1</td>
<td>ALU</td>
</tr>
<tr>
<td><strong>lw</strong></td>
<td>*</td>
<td>*</td>
<td>+4</td>
<td>I</td>
<td>*</td>
<td>Reg</td>
<td>Imm</td>
<td>Add</td>
<td>Read</td>
<td>1</td>
<td>Mem</td>
</tr>
<tr>
<td><strong>sw</strong></td>
<td>*</td>
<td>*</td>
<td>+4</td>
<td>S</td>
<td>*</td>
<td>Reg</td>
<td>Imm</td>
<td>Add</td>
<td>Write</td>
<td>0 (N)</td>
<td>*</td>
</tr>
<tr>
<td><strong>beq</strong></td>
<td>0</td>
<td>*</td>
<td>+4</td>
<td>B</td>
<td>*</td>
<td>PC</td>
<td>Imm</td>
<td>Add</td>
<td>Read</td>
<td>0</td>
<td>*</td>
</tr>
<tr>
<td><strong>beq</strong></td>
<td>1</td>
<td>*</td>
<td>ALU</td>
<td>B</td>
<td>*</td>
<td>PC</td>
<td>Imm</td>
<td>Add</td>
<td>Read</td>
<td>0</td>
<td>*</td>
</tr>
<tr>
<td><strong>bne</strong></td>
<td>0</td>
<td>*</td>
<td>ALU</td>
<td>B</td>
<td>*</td>
<td>PC</td>
<td>Imm</td>
<td>Add</td>
<td>Read</td>
<td>0</td>
<td>*</td>
</tr>
<tr>
<td><strong>bne</strong></td>
<td>1</td>
<td>*</td>
<td>+4</td>
<td>B</td>
<td>*</td>
<td>PC</td>
<td>Imm</td>
<td>Add</td>
<td>Read</td>
<td>0</td>
<td>*</td>
</tr>
<tr>
<td><strong>blt</strong></td>
<td>*</td>
<td>1</td>
<td>ALU</td>
<td>B</td>
<td>0</td>
<td>PC</td>
<td>Imm</td>
<td>Add</td>
<td>Read</td>
<td>0</td>
<td>*</td>
</tr>
<tr>
<td><strong>bltu</strong></td>
<td>*</td>
<td>1</td>
<td>ALU</td>
<td>B</td>
<td>1</td>
<td>PC</td>
<td>Imm</td>
<td>Add</td>
<td>Read</td>
<td>0</td>
<td>*</td>
</tr>
<tr>
<td><strong>jalr</strong></td>
<td>*</td>
<td>*</td>
<td>ALU</td>
<td>I</td>
<td>*</td>
<td>Reg</td>
<td>Imm</td>
<td>Add</td>
<td>Read</td>
<td>1</td>
<td>PC+4</td>
</tr>
<tr>
<td><strong>jal</strong></td>
<td>*</td>
<td>*</td>
<td>ALU</td>
<td>J</td>
<td>*</td>
<td>PC</td>
<td>Imm</td>
<td>Add</td>
<td>Read</td>
<td>1</td>
<td>PC+4</td>
</tr>
<tr>
<td><strong>auipc</strong></td>
<td>*</td>
<td>*</td>
<td>+4</td>
<td>U</td>
<td>*</td>
<td>PC</td>
<td>Imm</td>
<td>Add</td>
<td>Read</td>
<td>1</td>
<td>ALU</td>
</tr>
</tbody>
</table>
RV32I, a nine-bit ISA!

Instruction type encoded using only 9 bits
inst[30], inst[14:12], inst[6:2]

Not in CS61C
Control Construction Options

• ROM
  – “Read-Only Memory”
  – Regular structure (like previous slide’s table)
  – Can be easily reprogrammed
    ▪ fix errors
    ▪ add instructions
  – Popular when designing control logic manually

• Combinatorial Logic
  – Today, chip designers use logic synthesis tools to convert truth tables to networks of gates
  – Not easily changeable/re-programmable because requires modifying hardware
    ▪ But! Likely less expensive, more complex
ROM-based Control

9 + 2 = 11-bit address (inputs)

Inst\([30,14:12,6:2]\)

BrEq

BrLT

PCSel

ImmSel[2:0]

BrUn

ASel

BSel

ALUSel[3:0]

MemRW

RegWEn

WBSel[1:0]

15 data bits (outputs)
ROM Controller Implementation

Address Decoder

Control Word for **add**
Control Word for **sub**
Control Word for **or**

Controller output (PCSel, ImmSel, ...)

Inst[]
BrEQ
BrLT

11
Agenda

• Quick Datapath Review
• Control Implementation
• Performance Analysis
• Pipelined Execution
• Pipelined Datapath
Instruction Timing

<table>
<thead>
<tr>
<th>IF</th>
<th>ID</th>
<th>EX</th>
<th>MEM</th>
<th>WB</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>IMEM</td>
<td>Reg Read</td>
<td>ALU</td>
<td>DMEM</td>
<td>Reg W</td>
<td></td>
</tr>
<tr>
<td>200 ps</td>
<td>100 ps</td>
<td>200 ps</td>
<td>200 ps</td>
<td>100 ps</td>
<td>800 ps</td>
</tr>
</tbody>
</table>

1. Instruction Fetch  
2. Decode/Register Read  
3. Execute  
4. Memory  
5. Reg. Write
Instruction Timing

<table>
<thead>
<tr>
<th>Instr</th>
<th>IF = 200ps</th>
<th>ID = 100ps</th>
<th>ALU = 200ps</th>
<th>MEM = 200ps</th>
<th>WB = 100ps</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>add</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>X</td>
<td>600ps</td>
</tr>
<tr>
<td>beq</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td>500ps</td>
</tr>
<tr>
<td>jal</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>X</td>
<td>600ps</td>
</tr>
<tr>
<td>lw</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>800ps</td>
</tr>
<tr>
<td>sw</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td>X</td>
<td>700ps</td>
</tr>
</tbody>
</table>

• Maximum clock frequency
  \[ f_{\text{max}} = \frac{1}{800\text{ps}} = 1.25 \text{ GHz} \]

• Most blocks idle most of the time! ex. “IF” active every 600ps
Performance Measures

• In our example, CPU executes instructions at 1.25 GHz
  − 1 instruction every 800 ps

• Can we improve its performance?
  − What do we mean with this statement?
  − Not so obvious:
    ▪ Quicker response time, so one job finishes faster?
    ▪ More jobs per unit time (e.g. web server returning pages)?
    ▪ Longer battery life?
## Transportation Analogy

<table>
<thead>
<tr>
<th></th>
<th>Sports Car</th>
<th>Bus</th>
</tr>
</thead>
<tbody>
<tr>
<td>Passenger Capacity</td>
<td>2</td>
<td>50</td>
</tr>
<tr>
<td>Travel Speed</td>
<td>200 mph</td>
<td>50 mph</td>
</tr>
<tr>
<td>Gas Mileage</td>
<td>5 mpg</td>
<td>2 mpg</td>
</tr>
</tbody>
</table>

### Travel Time

<table>
<thead>
<tr>
<th></th>
<th>Sports Car</th>
<th>Bus</th>
</tr>
</thead>
<tbody>
<tr>
<td>Travel Time</td>
<td>15 min</td>
<td>60 min</td>
</tr>
<tr>
<td>Time for 100 passengers</td>
<td>750 min</td>
<td>120 min</td>
</tr>
<tr>
<td>Gallons per passenger</td>
<td>5 gallons</td>
<td>0.5 gallons</td>
</tr>
</tbody>
</table>

### 50 Mile trip:

- **Sports Car**: 15 min
- **Bus**: 60 min
- **Time for 100 passengers**: 750 min
- **Gallons per passenger**: 5 gallons

---

Date: 7/14/2020

CS61C Su20 - Lecture 13
## Computer Analogy

<table>
<thead>
<tr>
<th>Transportation</th>
<th>Computer</th>
</tr>
</thead>
<tbody>
<tr>
<td>Trip Time</td>
<td>Program execution time: <strong>Latency</strong></td>
</tr>
<tr>
<td></td>
<td>e.g. time to update display</td>
</tr>
<tr>
<td>Time for 100 passengers</td>
<td><strong>Throughput</strong>:</td>
</tr>
<tr>
<td></td>
<td>e.g. number of server requests</td>
</tr>
<tr>
<td></td>
<td>handled per hour</td>
</tr>
<tr>
<td>Gallons per passenger</td>
<td>Energy per task*:</td>
</tr>
<tr>
<td></td>
<td>e.g. how many movies you can</td>
</tr>
<tr>
<td></td>
<td>watch per battery charge or</td>
</tr>
<tr>
<td></td>
<td>energy bill for datacenter</td>
</tr>
</tbody>
</table>

*Note: power is not a good measure, since low-power CPU might run for a long time to complete one task consuming more energy than faster computer running at higher power for a shorter time.*
“Iron Law” of Processor Performance

\[
\text{Time} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Time}}{\text{Cycle}}
\]
Instructions per Program

Determined by

• Task
• Algorithm, e.g. $O(N^2)$ vs $O(N)$
• Programming language
• Compiler
• Instruction Set Architecture (ISA)
• Input

\[
\text{Time} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Time}}{\text{Cycle}}
\]
(Average) Clock cycles per Instruction, or CPI

Determined by

- ISA and processor implementation (or microarchitecture)
  - E.g. for “our” single-cycle RISC-V design, CPI = 1
- Complex instructions (e.g. `strcpy`), CPI >> 1
  - True for most CISC languages
- Superscalar processors, CPI < 1 (next lecture)

\[
\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Time}}{\text{Cycle}}
\]
Time per Cycle (1/Frequency)

Determined by

• Processor microarchitecture (processor critical path)
• Technology (e.g. transistor size)
• Power budget (lower voltages reduce transistor speed)

\[
\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Time}}{\text{Cycle}}
\]
Speed Trade-off Example

• For some task (e.g. image compression) ...

<table>
<thead>
<tr>
<th></th>
<th>Processor A</th>
<th>Processor B</th>
</tr>
</thead>
<tbody>
<tr>
<td># Instructions</td>
<td>1 Million</td>
<td>1.5 Million</td>
</tr>
<tr>
<td>Average CPI</td>
<td>2.5</td>
<td>1</td>
</tr>
<tr>
<td>Clock rate $f$</td>
<td>2.5 GHz</td>
<td>2 GHz</td>
</tr>
<tr>
<td>Execution time</td>
<td>1 ms</td>
<td>0.75 ms</td>
</tr>
</tbody>
</table>

Processor B is faster for this task, despite executing more instructions and having a lower clock rate! Why? Each instruction is less complex! (~2.5 B instructions = 1 A instruction)
Energy per Task

Energy per Task is given by

\[
\text{Energy}_{\text{Program}} = \text{Instructions}_{\text{Program}} \times \text{Energy}_{\text{Instruction}}
\]

and

\[
\text{Energy}_{\alpha\text{Program}} \propto \text{Instructions}_{\text{Program}} \times C V^2
\]

“Capacitance” depends on technology, processor features e.g. # of cores

Supply voltage, e.g. 1V

Want to reduce capacitance and voltage to reduce energy/task
Energy Trade-off Example

• “Next-generation” processor
  - C (Moore’s Law): -15 %
  - Supply voltage, $V_{sup}$: -15 %
  - Energy consumption: $1 - (1-0.85)^3 = -39 \%$

• Significantly improved energy efficiency thanks to
  - Moore’s Law AND
  - Reduced supply voltage
Energy “Iron Law”

Performance = Power * Energy Efficiency
(Tasks/Second) (Joules/Second) (Tasks/Joule)

• Energy efficiency (e.g., instructions/Joule) is key metric in all computing devices
• For power-constrained systems (e.g., 20MW datacenter), need better energy efficiency to get more performance at same power
• For energy-constrained systems (e.g., 1W phone), need better energy efficiency to prolong battery life
In recent years, industry has not been able to reduce supply voltage much, as reducing it further would mean increasing "leakage power" where transistor switches don’t fully turn off (more like dimmer switch than on-off switch).

Also, size of transistors and hence capacitance, not shrinking as much as before between transistor generations.

Power becomes a growing concern – the “power wall”

Cost-effective air-cooled chip limit around ~150W
Agenda

• Quick Datapath Review
• Control Implementation
• Performance Analysis
• Pipelined Execution
• Pipelined Datapath
Pipeline Analogy: Doing Laundry

- Dan, Stephan, Sean and Jenny each have one load of clothes to wash, dry, fold, and put away
  - Washer takes 30 minutes
  - Dryer takes 30 minutes
  - “Folder” takes 30 minutes
  - “Stasher” takes 30 minutes to put clothes into drawers
Sequential Laundry

- Sequential laundry takes 8 hours for 4 loads
- 1 load finishes every 2 hours, and Jenny is up til 2AM...
• Pipelined laundry takes 3.5 hours for 4 loads!
• 1 load finishes every half hour (after the first load, which takes 2 hours)
Pipelining Lessons (1/2)

- Pipelining doesn’t decrease *latency* of single task; it increases *throughput* of entire workload
- *Multiple* tasks operating simultaneously using different resources
- Potential speedup ~ number of pipeline stages
- Speedup reduced by time to *fill* and *drain* the pipeline: 8 hours/3.5 hours which gives 2.3X speedup v. potential 4X in this example
Suppose new Washer takes 20 minutes, new Stasher takes 20 minutes. How much faster is pipeline?

- Pipeline rate limited by \textit{slowest} pipeline stage
- Unbalanced lengths of pipeline stages reduces speedup
Agenda

• Quick Datapath Review
• Control Implementation
• Administrivia
• Performance Analysis
• Pipelined Execution
• Pipelined Datapath
### Pipelining with RISC-V

<table>
<thead>
<tr>
<th>Phase</th>
<th>Pictogram</th>
<th>$t_{step}$ Serial</th>
<th>$t_{cycle}$ Pipelined</th>
</tr>
</thead>
<tbody>
<tr>
<td>Instruction Fetch</td>
<td><img src="image1" alt="Pictogram" /></td>
<td>200 ps</td>
<td>200 ps</td>
</tr>
<tr>
<td>Reg Read</td>
<td><img src="image2" alt="Pictogram" /></td>
<td>100 ps</td>
<td>200 ps</td>
</tr>
<tr>
<td>ALU</td>
<td><img src="image3" alt="Pictogram" /></td>
<td>200 ps</td>
<td>200 ps</td>
</tr>
<tr>
<td>Memory</td>
<td><img src="image4" alt="Pictogram" /></td>
<td>200 ps</td>
<td>200 ps</td>
</tr>
<tr>
<td>Register Write</td>
<td><img src="image5" alt="Pictogram" /></td>
<td>100 ps</td>
<td>200 ps</td>
</tr>
<tr>
<td>$t_{instruction}$</td>
<td><img src="image6" alt="Pictogram" /></td>
<td>800 ps</td>
<td>1000 ps</td>
</tr>
</tbody>
</table>

- $add\ t0,\ t1,\ t2$
- $or\ t3,\ t4,\ t5$
- $sll\ t6,\ t0,\ t3$
## Pipelining with RISC-V

**Instruction Sequence:**
- `add t0, t1, t2`
- `or t3, t4, t5`
- `sll t6, t0, t3`

### Timing
- **Single Cycle**:
  - `t_{step} = 100 ... 200 ps`
  - `t_{cycle} = 200 ps`
- **Pipelining**:
  - Register access only 100 ps
  - All cycles same length

<table>
<thead>
<tr>
<th></th>
<th>Single Cycle</th>
<th>Pipelining</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Timing</strong></td>
<td><code>t_{step} = 100 ... 200 ps</code></td>
<td><code>t_{cycle} = 200 ps</code></td>
</tr>
<tr>
<td><strong>Instruction time</strong></td>
<td><code>= t_{cycle} = 800 ps</code></td>
<td><code>1000 ps</code></td>
</tr>
<tr>
<td><strong>CPI (Cycles Per Instruction)</strong></td>
<td>~ 1 (ideal)</td>
<td>&gt; 1 (actual)</td>
</tr>
<tr>
<td><strong>Clock rate, f_s</strong></td>
<td><code>1/800 ps = 1.25 GHz</code></td>
<td><code>1/200 ps = 5 GHz</code></td>
</tr>
<tr>
<td><strong>Relative speed</strong></td>
<td>1 x</td>
<td>4 x</td>
</tr>
</tbody>
</table>
Sequential vs Simultaneous

What happens sequentially, what happens simultaneously?

- $t_{cycle} = 200$ ps
- $t_{instruction} = 1000$ ps

- add t0, t1, t2
- or t3, t4, t5
- sll t6, t0, t3
- sw t0, 4(t3)
- lw t0, 8(t3)
- addi t2, t2, 1

Resources use in a particular time slot

Resources use of instruction over time
Quick review: Circuit pipelining!

- When we calculate cycle time, or critical path, we do so between state elements, inputs, and output.

- Adding registers between circuit components decreases our critical path and increases our frequency.
Pipelining with RISC-V
Pipelining with RISC-V

Recalculate PC+4 in M stage to avoid sending both PC and PC+4 down pipeline.

Must pipeline instruction along with data, so control operates correctly in each stage.
Pipelined Control

- Control signals derived from instruction
  - As in single-cycle implementation
  - Information is stored in pipeline registers for use by later stages
- At any given point, there are up to 5 different instructions in the datapath! We must keep track of 5 different sets of control bits!
Summary

• Implementing controller for your datapath
  — Ask yourself the questions on the beginning slides!
  — Work in stages, put everything together at the end!

• Pipelining improves performance by exploiting Instruction Level Parallelism
  — 5-stage pipeline for RV32I: IF, ID, EX, MEM, WB
  — Executes multiple instructions in parallel
  — Each instruction has the same latency, but there’s better throughput
  — Think: what problems does pipelining introduce? (more on this next lecture)