

Figure 9.1 A sinusoidal voltage.

From: Nilsson/Riedel, Electric Circuits, 6e, July 2000 Prentice Hall, Inc.




Figure 9.9 A plot showing that the voltage and current at the terminals of a resistor are in phase.

From: Nilsson/Riedel, Electric Circuits, 6e, July 2000 Prentice Hall, Inc.




Figure 9.11 A plot showing the phase relationship between the current and voltage at the terminals of an inductor ($\theta_i = 60^\circ$).

From: Nilsson/Riedel, Electric Circuits, 6e, July 2000 Prentice Hall, Inc.




Figure 9.13 A plot showing the phase relationship between the current and voltage at the terminals of a capacitor ($\theta_i = 60^\circ$).

From: Nilsson/Riedel, Electric Circuits, 6e, July 2000 Prentice Hall, Inc.




Figure 9.20 The delta-to-wye transformation.

From: Nilsson/Riedel, Electric Circuits, 6e, July 2000 Prentice Hall, Inc.





Figure 9.43 Circuits that show the proper algebraic signs for relating the terminal voltages and currents of an ideal transformer.




Figure 9.44 Three ways to show that the turns ratio of an ideal transformer is 5.




Figure 9.48 A graphic representation of phasors.

From: Nilsson/Riedel, Electric Circuits, 6e, July 2000 Prentice Hall, Inc.




Figure 9.54 The step-by-step evolution of the phasor diagram for the circuit in Fig. 9.53.

From: Nilsson/Riedel, Electric Circuits, 6e, July 2000 Prentice Hall, Inc.




Figure 9.57 The effect of adding a load-shunting capacitor to the circuit shown in Fig. 9.53 if V_L is held constant.

From: Nilsson/Riedel, Electric Circuits, 6e, July 2000 Prentice Hall, Inc.