

# EE100Su08 Lecture #17 (August 4<sup>th</sup> 2008)

---

- **OUTLINE**


- HW #3s-#6s: Pick up from lab, regrades: talk to Bart (HW #4s are in lab as well)
- QUESTIONS?
- Lecture schedule:
  - Today: wrap up transistors
  - Wednesday (08/06): Review
  - Friday (08/08), Monday (08/11): NO LECTURE
  - Wednesday (08/13): TA review
  - Friday (08/15): Final exam
- Transistor introduction (MOSFETs)
- Simple transistor circuit: resistive inverter
- Transistor logic circuits

- **Reading**

- Reader: Chapter 4 and 5 (concentrate on logic applications).

# MOSFET

- **NMOS**: Three regions of operation
  - $V_{DS}$  and  $V_{GS}$  normally **positive** values
  - $V_{GS} < V_t$ : cut off mode,  $I_{DS} = 0$  for any  $V_{DS}$
  - $V_{GS} > V_t$ : transistor is turned on



Note:  $V_{to} = V_t$     $K = \frac{W}{L} \frac{KP}{2}$


- $V_{DS} < V_{GS} - V_t$ : Triode Region

$$i_D = \frac{W}{L} \frac{KP}{2} (2 \cdot (v_{GS} - V_t) v_{DS} - v_{DS}^2)$$

- $V_{DS} > V_{GS} - V_t$ : Saturation Region

$$i_D = \frac{W}{L} \frac{KP}{2} (v_{GS} - V_t)^2$$




- Boundary  $v_{GS} - V_t = v_{DS}^*$



~~$$i_D = \frac{W}{L} \frac{KP}{2} (v_{GS} - V_t)^2 (1 + \lambda v_{DS})$$~~

# Transistor as an amplifier.

---



# Notice:

$$(1) \quad i_D = \begin{cases} 0 & \text{if } V_{GS} < V_T \rightarrow \text{cutoff} \\ K(2(V_{GS} - V_T)V_{DS} - V_{DS}^2) & V_{GS} > V_T \text{ \& } V_{DS} < V_{GS} - V_T \text{ triode} \\ K(V_{GS} - V_T)^2 & V_{GS} > V_T \text{ \& } V_{DS} > V_{GS} - V_T \text{ saturation} \end{cases}$$


(2) As you switch from triode  $\rightarrow$  saturation,

$$K(2(V_{GS} - V_T)V_{DS} - V_{DS}^2) \Big|_{V_{GS} - V_T = V_{DS}} = K(2(V_{GS} - V_T)^2 - (V_{GS} - V_T)^2)$$

$$\left[ \begin{array}{l} \text{usually: } V_T = 1 \text{ V} \\ K = 500 \frac{\mu\text{A}}{\text{V}^2} \end{array} \right]$$

$$= K(V_{GS} - V_T)^2 \triangleq \text{saturation} \quad \checkmark$$

# Simple transistor circuits,




- Q: (1) What is  $V_{CE}$ ?  
 (2) What mode is the transistor operating in?

KVL:  $7 - V_{CE} - 1 - V_{BE} - 2 = 0$

If we can find  $V_{BE}$ , we know  $V_{CE}$   
 $\Rightarrow$  we can try & find the transistor mode of operation.


$V_{BE} = 0.7 \text{ V}$

$k = \frac{500 \mu\text{A}}{V_{BE}}$



$V_{CE} = V_{CC} - V_{BE} = 7 - (2k)(1mA)$   
 $= 3 \text{ V}$

# Simple transistor circuits,



$$V_T = 0.7 \text{ V}$$

$$k = 500 \frac{\mu\text{A}}{\text{V}^2}$$

Q: (1) what is  $V_{CE}$ ?

(2) what mode is the transistor operating in?

KVL:  $7 - V_{CE} - 1 - V_{BE} - 2 = 0$

$$i_D = 1 \text{ mA}$$

fixed by current source


Assume transistor is saturated

$$\Rightarrow i_D = k (V_{CE} - V_T)^2$$

$$= 500 \frac{\mu\text{A}}{\text{V}^2} (3 - 0.7)^2$$

$$= (2.3)^2 \cdot 500 \mu\text{A} \approx 2.6 \text{ mA}$$

# Simple transistor circuits,




Q: (1) What is  $V_{DS}$ ?

(2) What mode is the transistor operating in?

⇒ (2) Transistor is in triode  
 (Because  $i_{DS} \neq i_{D, \text{const source}}$ )

$V_T = 0.7 \text{ V}$

$k = 500 \frac{\mu\text{A}}{\text{V}^2}$




$$i_D = k((V_{GS} - V_T) \cdot V_{DS} - V_{DS}^2)$$

↓  
 $500 \mu\text{A} (2.3 \text{ V}_{DS} - V_{DS}^2)$

⇒  $V_{DS} = 0.49 \text{ V}, 4.11 \text{ V}$

# Interesting circuit : CURRENT SOURCES



Mode of operation:

$$V_{GS} < V_T \Rightarrow \text{OFF!}$$


$$V_{DS} < V_{GS} - V_T \Rightarrow \text{triode}$$

$$V_{DS} \geq V_{GS} - V_T \Rightarrow \text{saturation}$$

$$V_{GS} > V_{GS} - V_T > 0$$

Solve:  $i_{DS} = k (V_{GS} - V_T)^2$


$$\Rightarrow \frac{3 - v_{DS}}{1k} = k (v_{DS} - V_T)^2$$






# Inverter = NOT Gate

---




Ideal Transfer Characteristics





# NMOS Resistor Pull-Up

Circuit:





Voltage-Transfer Characteristic




A	F
0	1
1	0

# NMOS-resistively loaded inverter: Power problem!



$P_{D, R_0} = 0 \text{ W}$   
 $P_{D, NMOS} = 0 \text{ W} \checkmark$



$\Rightarrow P_{dissipated} \neq 0 \text{ W}$


## Disadvantages of NMOS Logic Gates

---


- Large values of  $R_D$  are required in order to
  - achieve a low value of  $V_{OL}$
  - keep power consumption low
- Large resistors are needed, but these take up a lot of space.
  - One solution is to replace the resistor with an NMOSFET that is always on.

# The CMOS Inverter: Intuitive Perspective

## CIRCUIT



## SWITCH MODELS



Low static power consumption, since one MOSFET is always off in steady state

$$V_{IN} = V_{DD}$$

$$V_{IN} = 0 \text{ V}$$


# Features of CMOS Digital Circuits

---

- The output is always connected to  $V_{DD}$  or **GND** in steady state
  - Full logic swing; **large noise margins**
  - Logic levels are not dependent upon the relative sizes of the devices (“**ratioless**”)
- There is no direct path between  $V_{DD}$  and **GND** in steady state
  - **no static power dissipation**

# NMOS NAND Gate

- Output is low only if both inputs are high




$0 = \underline{\underline{1}} \quad 1 = V_{DD}$

A	B	F
0	0	1
0	1	1
1	0	1
1	1	0

Truth Table

# NMOS NOR Gate

- Output is low if either input is high




Truth Table

A	B	F
0	0	1
0	1	0
1	0	0
1	1	0




# N-Channel MOSFET Operation

An NMOSFET is a closed switch when the input is high



$Y = X$  if **A** and **B**




$Y = X$  if **A** or **B**


NMOSFETs pass a “strong” **0** but a “weak” **1**

# P-Channel MOSFET Operation

A PMOSFET is a closed switch when the input is low



$$Y = X \text{ if } \bar{A} \text{ and } \bar{B} \\ = (\overline{A + B})$$




$$Y = X \text{ if } \bar{A} \text{ or } \bar{B} \\ = (\overline{A\bar{B}})$$



PMOSFETs pass a “strong” 1 but a “weak” 0

# Pull-Down and Pull-Up Devices

- In CMOS logic gates, **NMOSFETs** are used to connect the output to **GND**, whereas **PMOSFETs** are used to connect the output to  $V_{DD}$ .
  - An NMOSFET functions as a **pull-down device** when it is turned on (gate voltage =  $V_{DD}$ )
  - A PMOSFET functions as a **pull-up device** when it is turned on (gate voltage = **GND**)



# CMOS NAND Gate




A	B	F
0	0	1
0	1	1
1	0	1
1	1	0

A	B	F	P1	P2	N1	N2
0	0	1	on	on	off	off
0	1	1	on	off	off	on
1	0	1	off	on	on	off
1	1	0	off	off	on	on

# CMOS NOR Gate

XOR

A	B	F
0	0	0
0	1	1
1	0	1
1	1	0




Was going to be a  
final problem.

Try to design XOR  
using CMOS (without cascading  
NAND, NOR etc)

A	B	F
0	0	1
0	1	0
1	0	0
1	1	0

Notice: NAND topology



$X_{22}$ : is not linearly separable

---

A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

