

# EECS 105: Microelectronic Devices and Circuits

## Fall 2000 Schedule

C. J. Spanos

WEEK	LECTURE TOPICS	READING	LAB
<i>Week 1</i>	<b>Basics</b> 1. 8/28 overview; silicon as an electronic material 2. 8/30 donors and acceptors; drift current density 3. 9/1 diffusion current, total current density	HS Chap. 1; Chap. 2.1-2 HS 2.3-2.4.2 HS 2.4.3-2.4.4	<i>no lab</i>
<i>Week2</i>	<b>IC Fabrication Technology</b> <i>9/4 Labor Day Holliday</i> 4. 9/6 fabrication and layout 5. 9/8 IC resistors, sheet resistance	HS 2.5 HS 2.6	<i>Exp. 1</i>
<i>Week 3</i>	<b>Electrostatics and IC Capacitors</b> 6. 9/11 applied electrostatics, the metal-metal capacitor 7. 9/13 pn junctions in thermal equilibrium 8. 9/15 pn under reverse bias	HS 3.1 HS 3.2-3 HS 3.4.1-2, 3.5	<i>Exp. 2</i>
<i>Week 4</i>	9. 9/18 pn junction capacitor <b>MOSFETs</b> 10. 9/20 MOS conceptual overview 11. 9/22 MOS electrostatics	HS 3.6 HS 3.7 HS 3.8	<i>Exp. 3</i>
<i>Week 5</i>	12. 9/25 MOS C-V curves 13. 9/27 9MOSFET symbols and operation 14. 9/29 MOSFET large-signal and small-signal models	HS 3. HS 4.1-3 HS 4.3,5	<i>Exp. 4</i>
<i>Week 6</i>	15. 10/2 MOSFET small-signal models (cont.) 16. 10/4 MOSFET wrap-up, SPICE models <b>pn Junction Diodes</b> 17. 10/6 pn junction diode under forward bias	HS 4.5 HS 4. HS 6.1-6.3.1	<i>Exp. 5</i>
<i>Week 7</i>	18. 10/9 law of the junction; minority carrier currents 19. 10/11 circuit models, diffusion capacitance <b>Midterm I. Wednesday 10/11, 6-7:30 pm in Sibley</b> <b>Bipolar Junction Transistors</b> 20. 10/13 Bipolar transistors in forward active bias	HS 6.3.2-6.3.4 HS 6.4-5 HS 7.1-2	<i>no lab</i>
<i>Week 8</i>	21. 10/16 Saturation, Ebers-Moll model 22. 10/18 Small-signal BJT model <b>Integrated-Circuit Amplifiers</b> 23. 10/20 Amplifier concepts; 2-port parameters	HS 7.3-4 HS 7.5 HS 8.1	<i>Exp. 6</i>

WEEK	LECTURE TOPICS	READING	LAB
<i>Week 9</i>	24. 10/23 Common source amplifiers 25. 10/25 Common gate amplifiers 26. 10/27 Common drain amplifiers	HS 8.3,5 HS 8.8.2 HS 8.9.2	<i>Exp. 7</i>
<i>Week 10</i>	27. 10/31 Bipolar amplifier stages 28. 11/1 Summary of single stage amps <b>Frequency Response</b> 29. 11/3 Phasor representation of signals	HS 8.2,8.1,9.1 HS 8.1-9 HS 10.1 + reader	<i>Exp. 8</i>
<i>Week 11</i>	30. 11/6 Transfer functions and Bode plots 31. 11/8 Device models; current gain <i>11/10 Veteran Day Holliday</i>	HS 10.1 HS 10.2-3	<i>Exp. 9</i>
<i>Week 12</i>	32. 11/13 Voltage gain amps; Miller approx. 33. 11/15 Voltage and current buffer f response <b>Midterm II. Wednesday, November 15, 6-7:30 pm in Sibley</b> <b>Multistage Amplifiers</b> 34. 11/17 Multistage amplifiers	HS 10.4.1-3 HS 10.5-6 HS 9.1-2	<i>no lab</i>
<i>Week 13</i>	35. 11/20 Direct coupled amplifiers; DC level shifting 36. 11/22 DC voltage supplies <i>11/24 Thanksgiving Holliday</i>	HS 9.3 HS 9.4.1	<i>Exp. 10</i>
<i>Week 14</i>	37. 11/27 DC current supplies <b>Multistage Amplifier Frequency Response</b> 38. 11/29 Multistage amplifier examples 39. 12/1 Open-circuit time constants	HS 9.4.3-4 HS 9.5 HS 10.4.4	<i>Exp. 11</i>
<i>Week 15</i>	40. 12/3 Multistage amp frequency response 41. 12/5 Voltage amplifier example 42. 12/8 Course review	HS 10.7 HS 10.7.2	<i>Make up labs</i>

**Final Examination: Wednesday, December 13, 12:30-3:20, location TBA**

HS: R. T. Howe and C. G. Sodini, *Microelectronics: An Integrated Approach*, Prentice Hall, 1997.  
Reader: EE 105 course reader, available at Copy Central