

EE 105 | Discussion 4


Kieran Peleaux & Qianyi Xie

Discussion Outline

- Review offset voltage & input bias nonidealities
- Combine multiple limitations (finite bandwidth, slew rate, output saturation) into one problem
- Diode applications: review Homework 2, Question 7

Input Bias Current


- The circuit below has a closed-loop gain of 100 V/V
- Input bias current, $I_{bias} = 200 \text{ nA}$ $A_{cl} = \left(1 + \frac{R_2}{R_1}\right) = 100 \text{ V/V}$
- What's v_o when v_i is 0 V?



$$\begin{aligned}v_o &= I_b \cdot R_2 \\&= (200 \text{ nA})(1 \text{ M}\Omega) \\v_o &= 200 \text{ mV}\end{aligned}$$

Input Offset Voltage

- Now consider an input offset voltage, $V_{OS} = \pm 2 \text{ mV}$
- What's the largest possible v_o when v_i is 0 V?



Bias-Current Compensation

- Find the value of R_b required to null the effects of I_{bias} on v_o

$$v_o = I_2 R_2 + v_+ \quad (1)$$

$$I_2 = I_b + I_1 = I_b + \frac{v_+}{R_1} \quad (2)$$


(2) & (3) into (1) ...



$$v_o = \left[I_b + \left(-\frac{I_b R_b}{R_1} \right) \right] R_2 - I_b R_b$$


$$\emptyset = R_2 - R_b \frac{R_2}{R_1} - R_b$$

$$R_b = \frac{R_2}{1 + R_2/R_1} = R_1 \parallel R_2$$




Bias Current Offset

- If the bias current offset is 10% of I_{bias} , what's the resulting v_o (ignoring V_{OS})? $I_{b1} = I_b$ & $I_{b2} = I_b (1.1)$



Bias Current & Voltage Offsets


- Now include V_{OS} and I_{OS} to find the worst-case dc voltage at the output in this bias-current compensated circuit



Designing w/ Op Amps

- Let's look at how you might be constrained by a COTS (commercial off-the-shelf) part when trying to design a circuit

- $f_t = 20 \text{ MHz}$
- Slew rate, SR = $10 \frac{\text{V}}{\mu\text{s}}$
- Output saturation, $V_{o,max} = 10 \text{ V}$



Designing w/ Op Amps

- In noninverting configuration, if $A_{CL} = 10 \frac{V}{V}$ & $V_i = 0.5 V$ what's the maximum frequency before output distortion occurs?

$f_t = 20 \text{ MHz}$

$SR = 10 \frac{V}{\mu\text{s}}$

$V_{o,max} = 10 V$


$$A_{CL} V_i$$
$$\omega_{max} V_o$$

$$SR = \frac{dV_o}{dt} = \omega_{max} V_o$$

$$\frac{10 \text{ V}}{\mu\text{s}} = \omega_{max} (10 \frac{V}{V})(0.5 \text{ V})$$


$$\omega_{max} = 2 \times 10^6 \text{ rad/sec}$$

$$f_{max} = 318 \text{ kHz}$$



Designing w/ Op Amps

- If $f = 200 \text{ kHz}$, what's the maximum V_i before output distortion occurs?




$f_t = 20 \text{ MHz}$

$\text{SR} = 10 \frac{\text{V}}{\mu\text{s}}$

$V_{o,max} = 10 \text{ V}$

$$\frac{10 \text{ V}}{\mu\text{s}} = (2\pi \cdot 200 \text{ kHz}) (10 V_i)$$

$$V_i = \frac{10 \times 10^6}{2\pi \times 2 \times 10^5} = 796 \text{ mV}$$



Designing w/ Op Amps

- If $v_i = 50 \text{ mV}$, what's the useful frequency range of operation?

$f_t = 20 \text{ MHz}$


$\text{SR} = 10 \frac{\text{V}}{\mu\text{s}}$

$V_{o,max} = 10 \text{ V}$

$$f_{3dB} = \frac{GBW}{A_{cl}} = \frac{f_+}{A_{cl} \sim 10^{4/V}} \sim 20 \text{ MHz}$$

$$f_{3dB} = 2 \text{ MHz}$$

$$\frac{10\sqrt{\mu\text{s}}}{\text{ms}} = \omega_{max} (10 \times 0.05) \\ \omega_{max} = 2 \times 10^7 \frac{\text{rad}}{\text{sec}} \text{ or } f_{max} = 3.18 \text{ MHz}$$



Designing w/ Op Amps

- If $f = 50 \text{ kHz}$, what's the useful range of V_i ?

$f_t = 20 \text{ MHz}$


$\text{SR} = 10 \frac{\text{V}}{\mu\text{s}}$

$V_{o,\text{max}} = 10 \text{ V}$

$$\text{SR} = \frac{10 \text{ V}}{\mu\text{s}} = (2\pi \cdot 50 \text{ kHz}) (10 V_{i,\text{max}})$$


$$V_{i,\text{max}} = 3.18 \text{ V} \rightarrow V_o = 31.8 \text{ V}$$

(w/o $V_{o,\text{max}}$ limit)




Diode Applications: Rectifiers

- What is the goal of this circuit?
 - What would the output look like with no capacitor?



Rectifier Design: $V_{ripple} = 0.5 V$

- Simulate & iterate!



Full-Wave Rectifier

Can you think of a way to reduce ripple that doesn't require a huge capacitor?

