

EE 105 | Discussion 4


Ali Ameri & Kieran Peleaux

Discussion Outline

- Offset current (i.e., what happens when we have different input bias currents on each input?)
- Design constraints


Nonideal Op Amps | Input Bias Current

Remember the model for input bias current



Nonideal Op Amps | Bias Current Compensation


Last week, we found out we could compensate for this bias current—*this only works if the currents are matched!*



Nonideal Op Amps | Offset Current

Now, consider an offset current that is 10% of $I_{bias,1}$,
→ What's the resulting v_o (ignoring any V_{OS})?

$$I_{bias,2} = 1.1 \cdot I_{bias,1}$$




Nonideal Op Amps | Current Offset

Now, consider an offset current that is 10% of I_{bias}
 → What's the resulting v_o (ignoring any V_{OS})?

Using superposition:

① OOC I_{b1} sources




$$v_o = v^- + (0.1 I_{b1}) R_2 = 20 \text{ mV}$$

② OOC red I sources

↳ input bias currents are equal
 w/ $R_b \rightarrow v_o = 0$

$$1.1 \cdot I_{bias,1} = I_{bias,2}$$

$$v_{o,\text{total}} = 20 \text{ mV} + 0 = 20 \text{ mV}$$



Nonideal Op Amps | Voltage & Current Offsets

Now include previous $V_{os} = 2 \text{ mV}$ & $I_{os} = 0.1 \cdot I_{bias}$ to find the **worst-case** dc voltage at the output in this compensated circuit





From last week:

if $V_{os} = 2 \text{ mV}$

$\hookrightarrow v_o = 200 \text{ mV}$

worst-case $v_o = 200 + 20 \text{ mV}$


$= 220 \text{ mV}$



Constrained Op Amp Design

Let's look at how you might be constrained by a COTS (commercial off-the-shelf) part when trying to design a circuit

- ❑ $f_t = 20 \text{ MHz}$
- ❑ Slew rate, SR = $10 \frac{\text{V}}{\mu\text{s}}$
- ❑ Output saturation, $V_{o,max} = 10 \text{ V}$



Constrained Op Amp Design

Using the noninverting configuration with

- $A_v = 10 \frac{V}{V}$
- $v_i = 0.5 V$ $\rightarrow v_o = 5 V$

$f_t = 20 \text{ MHz}$ $v_o(t) = (5 V) \sin(\omega t)$

$SR = 10 \frac{V}{\mu s}$

$V_{o,max} = 10 V$


$$SR \equiv \frac{dv_o(t)}{dt} = \omega v_o \cos(\omega t) = \omega (A_v v_i) \cos(\omega t)$$

$$\left. \frac{dv_o(t)}{dt} \right|_{max} = \omega_{max} A_v v_i = 10 \frac{V}{\mu s}$$

$$\omega_{max} = 2 \times 10^6 \text{ rad/sec}$$

$$f_{max} = 318 \text{ kHz} \ll f_+$$

What's the maximum frequency signal that can be amplified before output distortion occurs?



Constrained Op Amp Design

Using the noninverting configuration with

- $f = 200 \text{ kHz} \ll f_t$

$\times \square f_t = 20 \text{ MHz}$

$\checkmark \text{SR} = 10 \frac{\text{V}}{\mu\text{s}}$

$\times \square V_{o,\max} = 10 \text{ V}$



$V_{i,\max} = 1 \text{ V}$

$$\text{SR} = (2\pi f) (\overbrace{A_v v_i}^{V_o})$$


$$\frac{10 \text{ V}}{\mu\text{s}} \neq (2\pi \cdot 200 \text{ kHz})(10 \cdot v_i)$$

$$v_i = 796 \text{ mV}$$

$$\hookrightarrow v_o = (10)(796 \text{ mV}) = 7.96 \text{ V}$$

$$v_o < V_{o,\max}$$

What's the maximum input signal amplitude that can be amplified before output distortion occurs?



Constrained Op Amp Design

Using the noninverting configuration with

- $v_i = 50 \text{ mV} \rightarrow v_o = 0.5 \text{ V}$

- $f_t = 20 \text{ MHz}$

- $\text{SR} = 10 \frac{\text{V}}{\mu\text{s}}$

- $V_{o,max} = 10 \text{ V}$


$$(1) f_T = G_BW = A_v f_{3dB}$$

$$f_{3dB} = \frac{f_T}{A_v} = 2 \text{ MHz}$$

$$10 \frac{\text{V}}{\mu\text{s}} = (2\pi f)(A_v v_i)$$

$$f = \frac{(10 \times 10^6 \frac{\text{V}}{\mu\text{s}})}{2\pi \cdot 0.5 \text{ V}} = 3.18 \text{ MHz}$$

What's the useable frequency range?



Constrained Op Amp Design

Using the noninverting configuration with

- $f = 50 \text{ kHz}$

What's the useable input voltage range?



$\times \square f_t = 20 \text{ MHz} \rightarrow f_{3\text{dB}} = 2 \text{ MHz} > f$

$\times \square SR = 10 \frac{\text{V}}{\mu\text{s}}$


$V_{o,\text{max}} = 10 \text{ V}$

$$10 \frac{\text{V}}{\mu\text{s}} = (2\pi \cdot 50 \text{ kHz})(10 \cdot V_{i,\text{max}})$$

$$V_{i,\text{max}} = 3.18 \text{ V} \rightarrow V_o = 31.8 \text{ V}$$



Homework 2, SPICE Diode circuit



Example SPICE file

```
TA Version of Homework 2 SPICE Problem
*$
vs vi gnd sin(0 5 1kHz)
d1 vi vop D1N4148
d2 vi von D1N4148
d3 gnd vop D1N4148
d4 gnd von D1N4148
rl vop von 1kOhm
cl vop von 1uF
.tran 1us 5ms
.model D1N4148 D(Is=5.84n N=1.94 Rs=.7017 Ikf=44.17m Xti=3 Eg=1.11
Cjo=.95p M=.55 Vj=.75 Fc=.5 Isr=11.07n Nr=2.088 Bv=100 Ibv=100u Tt
=11.07n)
.options post=2 nomod
.end
```

Homework 2, SPICE Diode circuit

Simulation Output

