


Lecture 36: Digital Circuits

- Announcements:
- HW#11 is online and due Tuesday, Dec. 10 (more than two weeks from now)
- Lab 6 online and due 5 p.m., Friday, Dec. 13
- -----
- Lecture Topics:
- ↪ Finish MOS Op Amp Analysis
- ↪ Review of Digital Electronics
- ↪ Definitions
- ↪ MOS Inverter w/ Resistive Load
- -----
- Last Time:
- Analyzing a simple CMOS op amp
- Now, finish this, then move on to digital circuits
- ...



To Specify I_{BTA} → specify R_{BTA} :

$$R_{BTA} = \frac{V_{R_{BTA}}}{I_{BTA}} = \frac{V_{DD} - |V_{GS1}| - V_{GS6} - V_{SS}}{I_{BTA}}$$

$$I_{DS} = \frac{1}{2} \mu_p C_{ox} \left(\frac{W}{L}\right)_S (|V_{GS1}| - V_{tpl})^2$$

$$|V_{GS1}| = V_{tpl} + \sqrt{\frac{2I_{BTA}}{\mu_p C_{ox} (W/L)_S}}$$

Similarly: $V_{GS6} = V_{tn} + \sqrt{\frac{2I_{BTA}}{\mu_n C_{ox} (W/L)_6}}$

→ Pick on I_{BTA} → Get the needed R_{BTA}

Gain ⇒ focus on the signal path only!

S.S. Ckt:

$I_{os} = 0$
 $V_{os} = I_{mite}$: depends on M_1 & M_2

$$\frac{N_o}{N_s} = \frac{N_{O1}}{N_s} \cdot \frac{N_o}{N_{O1}}$$

↓

$$\frac{N_o}{N_s} = \underbrace{G_{midff}}_{\frac{1}{g_{m1} + g_{m2}}} R_{O1} = \frac{1}{g_{m1} + g_{m2}} \left[r_{o4} \parallel r_{o2} \left(1 + \frac{g_{m1}}{g_{m2}} \right) \right]$$

$$= \frac{1}{2} g_{m1} (r_{o4} \parallel 2r_{o2})$$

$\frac{N_o}{N_{O1}} = \frac{g_{m7}}{g_{m7} + g_{m8}} \approx 1$

∴ $\frac{N_o}{N_s} = + \frac{1}{2} g_{m1} (r_{o4} \parallel 2r_{o2})$

This is A_{vR} = the op amp midband gain.

$$\frac{N_o}{N_s} = -G_m R_E$$

$$G_m \cdot \frac{i}{N_s} = \frac{g_m}{1 + g_m R_E}$$

High Freq. Cut-off] \Rightarrow focus on the highest impedance node \rightarrow node ①

H.F.S. Ckt:

Assume Small \downarrow R_s

\sim unity gain occurs

$$\omega_H = \frac{1}{(64/11(2r_{o2})) \{C_{gd2} + C_{gd4} + C_{db4} + C_{db2} + C_{gd7}\}}$$

(this denominator the first pole)

\Rightarrow continue in EE140...

- So far, our focus has been on analog amplifiers that process analog signals
- Earlier in the class, however, we looked at different signal types: analog, sampled-data, and digital
- Digital Signal:

discrete time
discrete amplitude

These values can now be encoded in a binary representation and processed via digital electronics

\Rightarrow Problem: Lose information through quantization

$Lost\ Info \propto \frac{1}{\# \text{ of levels}}$

- With enough levels, we can reduce quantization error to unnoticeable levels
- The process via digital electronics, e.g., adder

0 1 0 0 } = 4


Adder

0 1 } = 7

0 0 1 1 } 3

- This class won't cover the design of this adder
- For now, suffice it to say that one way to design the adder is to put together a circuit of gates: inverters, NAND gates, NOR gates, etc.

Inverter




A	$z = \bar{A}$
0	1
1	0

NAND




A	B	$z = \overline{AB}$
0	0	1
0	1	1
1	0	1
1	1	0



- Here, 0 → low voltage, 1 → high voltage
- If you have a NAND gate, you can make any digital function, including the adder above
- The NAND gate is a digital circuit that uses 4 transistors



- The key to understanding this circuit starts with understanding a simpler circuit: the inverter





Voltage Transfer Characteristic (VTC)




- V_{OL} = output low voltage (0)
- V_{OH} = output high voltage (1)
- V_{IL} = max. input voltage recognized as input low
- V_{IH} = min. input voltage recognized as input high
- $NM_L = V_{IL} - V_{OL}$ = noise margin low
- $NM_H = V_{OH} - V_{IH}$ = noise margin high

Why noise margins?



Resistively-Loaded Inverter




Cases:


- ① switch open: C_L charges to $V+$
- ② switch closed: C_L discharges to $\frac{q}{C}$

Transistor Inverter w Resistive Load

⇒ use Xriston as a switching device → allows it to handle large signals




bipolar Xriston (first inverters used bipolar technology)
 But... not as good as MOS for digital ccts.
 ↳ reasons: cost & power consumption




Find V_{OH} & V_{OL} .
 (for this resistively-loaded MOS Inverter)

V_{OH} : $N_I \leq V_{IL} \rightarrow$ say $N_{IL} = 0V$
 ⇒ M_S off



C_L charges to $V_O = V_{DD} = V_{OH}$

V_{OL} : $N_I = V_{IH} \rightarrow$ say $N_I = V_{DD}$
 ⇒ M_S on
 ⇒ in steady-state:



For M_S : $V_{GS} - V_{TNS} = V_{DD} - V_{TNS} > V_{OL}$
 ∴ M_S is linear
 $V_{OL} = V_{DD} - I_D R \rightarrow V_{OL} = V_{DD} - I_D R$
 $I_D = \mu_n C_{ox} \left(\frac{W}{L}\right)_S (V_{DD} - V_{TNS} - \frac{V_{OL}}{2}) V_{OL}$
 $V_{OL} = V_{DD} - \mu_n C_{ox} \left(\frac{W}{L}\right)_S (V_{DD} - V_{TNS}) V_{OL} + \frac{\mu_n C_{ox} \left(\frac{W}{L}\right)_S}{2} V_{OL}^2$
 ⇒ solve quadratic for V_{OL}