


Lecture 38: CMOS Noise Margins

- **Announcements:**
- HW#11 is online and due Tuesday, Dec. 10
- Lab 6 online and due 5 p.m., Friday, Dec. 13
- -----
- **Lecture Topics: (over the next few days)**
 - ↳ MOS Inverter w/ Resistive Load
 - ↳ Static CMOS Inverter Behavior
 - V_{OL} and V_{OH}
 - V_{IL} and V_{IH}
 - ↳ Dynamic CMOS Inverter Behavior
 - Propagation Delay
 - Capacitance
 - ↳ Astable Ring Oscillator
 - ↳ CMOS Inverter Propagation Delay
- -----
- **Last Time:**
- Covered CMOS inverter outputs (V_{OL} and V_{OH})
- Now, get input ranges (that then determine noise margins)...

The CMOS Inverter


⇒ introduce a complementary device to ideally eliminate static power!





∴ $V_{OH} = V_{DD}$
 in steady-state

Get V_{OH} & V_{OL} :

① Case: $V_I < V_{IL}$
 M_P on, M_N off





$$N_0 = N_I - V_{TN} \pm \sqrt{(N_I - V_{TN})^2 - \frac{(V_{DD} - N_I + V_{TP})^2}{K_R}}$$

$\left[\frac{dN_0}{dN_I} = -1, N_I = V_{IH} \right] \Rightarrow$ Lots of math ... using mathematical ...

$$V_{IH} = \frac{2K_R(V_{DD} - V_{TN} + V_{TP})}{(K_R - 1)\sqrt{1 + 3K_R}} - \frac{(V_{DD} - K_R V_{TN} + V_{TP})}{K_R - 1}$$

$$= \frac{2K_R(V_{DD} - V_{TN} - |V_{TP}|)}{(K_R - 1)\sqrt{1 + 3K_R}} - \frac{(V_{DD} - K_R V_{TN} - |V_{TP}|)}{K_R - 1}$$

one condensed form seen in literature

Problem: Not useful for the popular case when $K_R = 1$, i.e., $K_N = K_P$

For $K_R = 1$, better to go back to the original constraining equations:

For $K_R = 1$:

$$(2N_I - 2V_{TN} - N_0)N_0 = (V_{DD} - N_I + V_{TP})^2$$

$$(2N_I - 2V_{TN} - N_0)\frac{dN_0}{dN_I} + (2 - \frac{dN_0}{dN_I})N_0 = 2(V_{DD} - N_I + V_{TP})(-1)$$

$\left[\frac{dN_0}{dN_I} = -1, N_I = V_{IH} \right] \Rightarrow$

*

*

$$(2N_I - 2V_{TN} - N_0)(-1) + 3N_0 = -2V_{DD} + 2N_I - 2V_{TP}$$

math

$$2N_0 + V_{TN} + V_{TP} + V_{DD} = 2V_{IH}$$

$$V_{IH} = \frac{2N_0 + V_{TN} + V_{TP} + V_{DD}}{2} \rightarrow N_0 = \frac{1}{2}(2V_{IH} - V_{TN} - V_{TP} - V_{DD})$$

$[N_I = V_{IH}] \Rightarrow$ Lots of math ...

$$V_{IH} = \frac{5V_{DD} + 3V_{TN} + 5V_{TP}}{8}$$

$$NM_H = V_{OH} - V_{IH} = V_{DD} - V_{IH}$$

$$\therefore NM_H = \frac{3V_{DD} - 3V_{TN} - 5V_{TP}}{8}$$


Important Case:

\Rightarrow NMOS & PMOS have identical strength

$\Rightarrow V_{TN} = V_t, V_{TP} = -V_t$ (symmetrical V_t magnitudes)

$$V_{IH} = \frac{1}{8}(5V_{DD} - 2V_t), NM_H = \frac{1}{8}(3V_{DD} + 2V_t)$$

- Remarks:
- $K_R=1$ can be an important case when one wants the switching point to be at $V_{DD}/2$
- To get this case, one must size the PMOS bigger than the NMOS to give the former equal strength
- But if area is important (for cost reasons), then a designer will choose to use minimum-size devices, in which case the PMOS will not be as strong as the NMOS
 - ↳ The switch point will shift a bit from the midpoint of the supply
 - ↳ K_R not equal to 1



[Again, equate to drain currents]

$$I_{SDP}(lin.) = I_{DSN}(sat.)$$

$$K_R (V_{DD} - V_I + V_{TP} - \frac{V_{DD} - V_O}{2})(V_{DD} - V_O) = \frac{K_n}{2} (V_I - V_{TN})^2$$

$$\left[\frac{dV_O}{dV_I} = -1, V_I = V_{IL} \right] \Rightarrow \text{Again, lots of math...}$$

$$V_{IL} = \frac{2\sqrt{K_R}(V_{DD} - V_{TN} + V_{TP})}{(K_R - 1)\sqrt{K_R + 3}} - \frac{(V_{DD} - K_R V_{TN} + V_{TP})}{K_R - 1}$$

$$= \frac{2\sqrt{K_R}(V_{DD} - V_{TN} - |V_{TP}|)}{(K_R - 1)\sqrt{K_R + 3}} - \frac{(V_{DD} - K_R V_{TN} - |V_{TP}|)}{K_R - 1}$$

↳ Again, not useful for $K_R=1$

Using a similar procedure to V_{IH} , can get for $K_R=1$:

$$V_{IL} = \frac{3V_{DD} + 5V_{TN} + 3V_{TP}}{8}, \quad N_{ML} = V_{IL}$$

... and for $K_R=1, V_{TN} = V_t, V_{TP} = -V_t$

$$V_{IL} = \frac{1}{8}(3V_{DD} + 2V_t) = N_{ML}$$

Dynamic Behavior of the CMOS Inverter

Propagation Delay -

assume coming from another gate


$t_p \triangleq \text{avg. propagation delay} = \frac{t_{pLH} + t_{pHL}}{2}$ (for a given inverter)


$t_{pHL} + t_{pLH}$ gives a value for the delay across this two-stage inverter chain

- Remarks
- Propagation delay is the delay experienced by a signal passing through a gate as measured between the 50% transition points between input and output waveforms
- In general, a gate displays different response times for rising and falling input waveforms
- Thus, define:
 - ↪ t_{pLH} : response time of a gate making a low \rightarrow high output transition
 - ↪ t_{pHL} : response time of a gate making a high \rightarrow low output transition
- Propagation delay then defined as the average of t_{pLH} and t_{pHL}
- What causes switching delay?
 - ↪ Finite current transistor current drive (i.e., finite on resistance R_{on})
 - ↪ Output node capacitance

Capacitance

$$C_{db} = \frac{C_{db0}}{\sqrt{f(V_{DD})}} = \frac{C_{db0}}{(H \frac{V_{DD}}{\phi})^m}$$





⇒ take EE143 to learn MORE!!!

Astable Ring Oscillator

⇒ what is an oscillator? → a device that puts out a stable frequency!

