

# CONTENTS

**Tables** **xvi**  
**“Expand-Your-Perspective”**  
**Notes** **xvii**  
**Preface** **xix**

## PART I DEVICES AND BASIC CIRCUITS 2

---

<b>1 Signals and Amplifiers</b>	<b>4</b>
Introduction	5
1.1 Signals	6
1.2 Frequency Spectrum of Signals	9
1.3 Analog and Digital Signals	12
1.4 Amplifiers	15
1.4.1 Signal Amplification	15
1.4.2 Amplifier Circuit Symbol	16
1.4.3 Voltage Gain	17
1.4.4 Power Gain and Current Gain	17
1.4.5 Expressing Gain in Decibels	18
1.4.6 The Amplifier Power Supplies	18
1.4.7 Amplifier Saturation	21
1.4.8 Symbol Convention	22
1.5 Circuit Models for Amplifiers	23
1.5.1 Voltage Amplifiers	23
1.5.2 Cascaded Amplifiers	25
1.5.3 Other Amplifier Types	28
1.5.4 Relationships between the Four Amplifier Models	28
1.5.5 Determining $R_i$ and $R_o$	29
1.5.6 Unilateral Models	29
1.6 Frequency Response of Amplifiers	33
1.6.1 Measuring the Amplifier Frequency Response	33
1.6.2 Amplifier Bandwidth	34
1.6.3 Evaluating the Frequency Response of Amplifiers	34
1.6.4 Single-Time-Constant Networks	35
1.6.5 Classification of Amplifiers Based on Frequency Response	41
Summary	44
Problems	45

<b>2 Operational Amplifiers</b>	<b>58</b>
Introduction	59
2.1 The Ideal Op Amp	60
2.1.1 The Op-Amp Terminals	60
2.1.2 Function and Characteristics of the Ideal Op Amp	61
2.1.3 Differential and Common-Mode Signals	63
2.2 The Inverting Configuration	64
2.2.1 The Closed-Loop Gain	65
2.2.2 Effect of the Finite Open-Loop Gain	67
2.2.3 Input and Output Resistances	68
2.2.4 An Important Application—The Weighted Summer	71
2.3 The Noninverting Configuration	73
2.3.1 The Closed-Loop Gain	73
2.3.2 Effect of Finite Open-Loop Gain	75
2.3.3 Input and Output Resistance	75
2.3.4 The Voltage Follower	75
2.4 Difference Amplifiers	77
2.4.1 A Single-Op-Amp Difference Amplifier	78
2.4.2 A Superior Circuit—The Instrumentation Amplifier	82
2.5 Integrators and Differentiators	87
2.5.1 The Inverting Configuration with General Impedances	87
2.5.2 The Inverting Integrator	89
2.5.3 The Op-Amp Differentiator	94
2.6 DC Imperfections	96
2.6.1 Offset Voltage	96
2.6.2 Input Bias and Offset Currents	100
2.6.3 Effect of $V_{os}$ and $I_{os}$ on the Operation of the Inverting Integrator	103
2.7 Effect of Finite Open-Loop Gain and Bandwidth on Circuit Performance	105
2.7.1 Frequency Dependence of the Open-Loop Gain	105
2.7.2 Frequency Response of Closed-Loop Amplifiers	107

2.8 Large-Signal Operation of Op Amps	<b>110</b>	4.3.1 The Exponential Model	<b>190</b>
2.8.1 Output Voltage Saturation	<b>110</b>	4.3.2 Graphical Analysis Using the Exponential Model	<b>191</b>
2.8.2 Output Current Limits	<b>110</b>	4.3.3 Iterative Analysis Using the Exponential Model	<b>191</b>
2.8.3 Slew Rate	<b>112</b>	4.3.4 The Need for Rapid Analysis	<b>192</b>
2.8.4 Full-Power Bandwidth	<b>114</b>	4.3.5 The Constant-Voltage-Drop Model	<b>193</b>
Summary	<b>115</b>	4.3.6 The Ideal-Diode Model	<b>194</b>
Problems	<b>116</b>	4.3.7 The Small-Signal Model	<b>195</b>
<b>3 Semiconductors 134</b>			
Introduction	<b>135</b>	4.3.8 Use of the Diode Forward Drop in Voltage Regulation	<b>200</b>
3.1 Intrinsic Semiconductors	<b>136</b>	4.4 Operation in the Reverse Breakdown Region—Zener Diodes	<b>202</b>
3.2 Doped Semiconductors	<b>139</b>	4.4.1 Specifying and Modeling the Zener Diode	<b>203</b>
3.3 Current Flow in Semiconductors	<b>142</b>	4.4.2 Use of the Zener as a Shunt Regulator	<b>204</b>
3.3.1 Drift Current	<b>142</b>	4.4.3 Temperature Effects	<b>206</b>
3.3.2 Diffusion Current	<b>145</b>	4.4.4 A Final Remark	<b>207</b>
3.3.3 Relationship between $D$ and $\mu$	<b>148</b>	4.5 Rectifier Circuits	<b>207</b>
3.4 The <i>pn</i> Junction	<b>148</b>	4.5.1 The Half-Wave Rectifier	<b>208</b>
3.4.1 Physical Structure	<b>149</b>	4.5.2 The Full-Wave Rectifier	<b>210</b>
3.4.2 Operation with Open-Circuit Terminals	<b>149</b>	4.5.3 The Bridge Rectifier	<b>212</b>
3.5 The <i>pn</i> Junction with an Applied Voltage	<b>155</b>	4.5.4 The Rectifier with a Filter Capacitor—The Peak Rectifier	<b>213</b>
3.5.1 Qualitative Description of Junction Operation	<b>155</b>	4.5.5 Precision Half-Wave Rectifier—The Superdiode	<b>219</b>
3.5.2 The Current–Voltage Relationship of the Junction	<b>158</b>	4.6 Limiting and Clamping Circuits	<b>221</b>
3.5.3 Reverse Breakdown	<b>162</b>	4.6.1 Limiter Circuits	<b>221</b>
3.6 Capacitive Effects in the <i>pn</i> Junction	<b>164</b>	4.6.2 The Clamped Capacitor or DC Restorer	<b>224</b>
3.6.1 Depletion or Junction Capacitance	<b>164</b>	4.6.3 The Voltage Doubler	<b>226</b>
3.6.2 Diffusion Capacitance	<b>166</b>	4.7 Special Diode Types	<b>227</b>
Summary	<b>168</b>	4.7.1 The Schottky-Barrier Diode (SBD)	<b>227</b>
Problems	<b>171</b>	4.7.2 Varactors	<b>228</b>
<b>4 Diodes 174</b>			
Introduction	<b>175</b>	4.7.3 Photodiodes	<b>228</b>
4.1 The Ideal Diode	<b>176</b>	4.7.4 Light-Emitting Diodes (LEDs)	<b>228</b>
4.1.1 Current–Voltage Characteristic	<b>176</b>	Summary	<b>229</b>
4.1.2 A Simple Application: The Rectifier	<b>177</b>	Problems	<b>230</b>
4.1.3 Another Application: Diode Logic Gates	<b>180</b>		
4.2 Terminal Characteristics of Junction Diodes	<b>184</b>		
4.2.1 The Forward-Bias Region	<b>184</b>		
4.2.2 The Reverse-Bias Region	<b>189</b>		
4.2.3 The Breakdown Region	<b>190</b>		
4.3 Modeling the Diode Forward Characteristic	<b>190</b>		
<b>5 MOS Field-Effect Transistors (MOSFETs) 246</b>			
Introduction	<b>247</b>		
5.1 Device Structure and Physical Operation	<b>248</b>		
5.1.1 Device Structure	<b>248</b>		
5.1.2 Operation with Zero Gate Voltage	<b>250</b>		

5.1.3 Creating a Channel for Current Flow	<b>250</b>	6.2.3 Dependence of $i_c$ on the Collector Voltage—The Early Effect	<b>326</b>	
5.1.4 Applying a Small $v_{DS}$	<b>252</b>	6.2.4 An Alternative Form of the Common-Emitter Characteristics	<b>329</b>	
5.1.5 Operation as $v_{DS}$ Is Increased	<b>256</b>	6.3 BJT Circuits at DC	<b>333</b>	
5.1.6 Operation for $v_{DS} \geq V_{ov}$ : Channel Pinch-Off and Current Saturation	<b>258</b>	6.4 Transistor Breakdown and Temperature Effects	<b>351</b>	
5.1.7 The <i>p</i> -Channel MOSFET	<b>261</b>	6.4.1 Transistor Breakdown	<b>351</b>	
5.1.8 Complementary MOS or CMOS	<b>263</b>	6.4.2 Dependence of $\beta$ on $I_c$ and Temperature	<b>353</b>	
5.1.9 Operating the MOS Transistor in the Subthreshold Region	<b>264</b>	Summary	<b>354</b>	
5.2 Current–Voltage Characteristics	<b>264</b>	Problems	<b>355</b>	
5.2.1 Circuit Symbol	<b>264</b>			
5.2.2 The $i_D$ – $v_{DS}$ Characteristics	<b>265</b>			
5.2.3 The $i_D$ – $v_{GS}$ Characteristic	<b>267</b>			
5.2.4 Finite Output Resistance in Saturation	<b>271</b>			
5.2.5 Characteristics of the <i>p</i> -Channel MOSFET	<b>274</b>			
5.3 MOSFET Circuits at DC	<b>276</b>			
5.4 The Body Effect and Other Topics	<b>288</b>			
5.4.1 The Role of the Substrate—The Body Effect	<b>288</b>	7	<b>Transistor Amplifiers</b>	<b>366</b>
5.4.2 Temperature Effects	<b>289</b>	Introduction	<b>367</b>	
5.4.3 Breakdown and Input Protection	<b>289</b>	7.1 Basic Principles	<b>368</b>	
5.4.4 Velocity Saturation	<b>290</b>	7.1.1 The Basis for Amplifier Operation	<b>368</b>	
5.4.5 The Depletion-Type MOSFET	<b>290</b>	7.1.2 Obtaining a Voltage Amplifier	<b>369</b>	
Summary	<b>291</b>	7.1.3 The Voltage-Transfer Characteristic (VTC)	<b>370</b>	
Problems	<b>292</b>	7.1.4 Obtaining Linear Amplification by Biasing the Transistor	<b>371</b>	
		7.1.5 The Small-Signal Voltage Gain	<b>374</b>	
		7.1.6 Determining the VTC by Graphical Analysis	<b>380</b>	
		7.1.7 Deciding on a Location for the Bias Point Q	<b>381</b>	
		7.2 Small-Signal Operation and Models	<b>383</b>	
		7.2.1 The MOSFET Case	<b>383</b>	
		7.2.2 The BJT Case	<b>399</b>	
		7.2.3 Summary Tables	<b>420</b>	
		7.3 Basic Configurations	<b>423</b>	
		7.3.1 The Three Basic Configurations	<b>423</b>	
		7.3.2 Characterizing Amplifiers	<b>424</b>	
		7.3.3 The Common-Source (CS) and Common-Emitter (CE) Amplifiers	<b>426</b>	
		7.3.4 The Common-Source (Common-Emitter) Amplifier with a Source (Emitter) Resistance	<b>431</b>	
		7.3.5 The Common-Gate (CG) and the Common-Base (CB) Amplifiers	<b>439</b>	
		7.3.6 The Source and Emitter Followers	<b>442</b>	
		7.3.7 Summary Tables and Comparisons	<b>452</b>	

## 6 Bipolar Junction Transistors (BJTs) **304**

Introduction	<b>305</b>
6.1 Device Structure and Physical Operation	<b>306</b>
6.1.1 Simplified Structure and Modes of Operation	<b>306</b>
6.1.2 Operation of the <i>npn</i> Transistor in the Active Mode	<b>307</b>
6.1.3 Structure of Actual Transistors	<b>315</b>
6.1.4 Operation in the Saturation Mode	<b>316</b>
6.1.5 The <i>pnp</i> Transistor	<b>318</b>
6.2 Current–Voltage Characteristics	<b>320</b>
6.2.1 Circuit Symbols and Conventions	<b>320</b>
6.2.2 Graphical Representation of Transistor Characteristics	<b>325</b>

7.3.8 When and How to Include the Transistor Output Resistance $r_o$	<b>453</b>
<b>7.4 Biasing</b>	<b>454</b>
7.4.1 The MOSFET Case	<b>455</b>
7.4.2 The BJT Case	<b>461</b>
<b>7.5 Discrete-Circuit Amplifiers</b>	<b>467</b>
7.5.1 A Common-Source (CS) Amplifier	<b>467</b>
7.5.2 A Common-Emitter (CE) Amplifier	<b>470</b>
7.5.3 A Common-Emitter Amplifier with an Emitter Resistance $R_e$	<b>471</b>
7.5.4 A Common-Base (CB) Amplifier	<b>473</b>
7.5.5 An Emitter Follower	<b>475</b>
7.5.6 The Amplifier Frequency Response	<b>477</b>
Summary	<b>479</b>
Problems	<b>480</b>

## PART II INTEGRATED-CIRCUIT AMPLIFIERS 506

---

### 8 Building Blocks of Integrated-Circuit Amplifiers 508

Introduction	<b>509</b>
8.1 IC Design Philosophy	<b>510</b>
8.2 IC Biasing—Current Sources, Current Mirrors, and Current-Steering Circuits	<b>511</b>
8.2.1 The Basic MOSFET Current Source	<b>512</b>
8.2.2 MOS Current-Steering Circuits	<b>515</b>
8.2.3 BJT Circuits	<b>518</b>
8.2.4 Small-Signal Operation of Current Mirrors	<b>523</b>
8.3 The Basic Gain Cell	<b>525</b>
8.3.1 The CS and CE Amplifiers with Current-Source Loads	<b>525</b>
8.3.2 The Intrinsic Gain	<b>527</b>
8.3.3 Effect of the Output Resistance of the Current-Source Load	<b>530</b>
8.3.4 Increasing the Gain of the Basic Cell	<b>536</b>
8.4 The Common-Gate and Common-Base Amplifiers	<b>537</b>
8.4.1 The CG Circuit	<b>537</b>
8.4.2 Output Resistance of a CS Amplifier with a Source Resistance	<b>541</b>

8.4.3 The Body Effect	<b>542</b>
8.4.4 The CB Circuit	<b>543</b>
8.4.5 Output Resistance of an Emitter-Degenerated CE Amplifier	<b>546</b>
<b>8.5 The Cascode Amplifier</b>	<b>546</b>
8.5.1 Cascoding	<b>546</b>
8.5.2 The MOS Cascode Amplifier	<b>547</b>
8.5.3 Distribution of Voltage Gain in a Cascode Amplifier	<b>552</b>
8.5.4 Double Cascoding	<b>555</b>
8.5.5 The Folded Cascode	<b>555</b>
8.5.6 The BJT Cascode	<b>557</b>
<b>8.6 Current-Mirror Circuits with Improved Performance</b>	<b>559</b>
8.6.1 Cascode MOS Mirrors	<b>559</b>
8.6.2 The Wilson Current Mirror	<b>560</b>
8.6.3 The Wilson MOS Mirror	<b>563</b>
8.6.4 The Widlar Current Source	<b>565</b>
<b>8.7 Some Useful Transistor Pairings</b>	<b>567</b>
8.7.1 The CC–CE, CD–CS, and CD–CE Configurations	<b>567</b>
8.7.2 The Darlington Configuration	<b>571</b>
8.7.3 The CC–CB and CD–CG Configurations	<b>572</b>
Summary	<b>575</b>
Problems	<b>576</b>

### 9 Differential and Multistage Amplifiers 594

Introduction	<b>595</b>
9.1 The MOS Differential Pair	<b>596</b>
9.1.1 Operation with a Common-Mode Input Voltage	<b>597</b>
9.1.2 Operation with a Differential Input Voltage	<b>601</b>
9.1.3 Large-Signal Operation	<b>602</b>
9.1.4 Small-Signal Operation	<b>607</b>
9.1.5 The Differential Amplifier with Current-Source Loads	<b>611</b>
9.1.6 Cascode Differential Amplifier	<b>612</b>
9.2 The BJT Differential Pair	<b>614</b>
9.2.1 Basic Operation	<b>614</b>
9.2.2 Input Common-Mode Range	<b>616</b>
9.2.3 Large-Signal Operation	<b>617</b>
9.2.4 Small-Signal Operation	<b>620</b>
9.3 Common-Mode Rejection	<b>627</b>
9.3.1 The MOS Case	<b>628</b>
9.3.2 The BJT Case	<b>634</b>
9.4 DC Offset	<b>637</b>

9.4.1 Input Offset Voltage of the MOS Differential Amplifier	<b>637</b>	10.4 Useful Tools for the Analysis of the High-Frequency Response of Amplifiers	<b>739</b>
9.4.2 Input Offset Voltage of the Bipolar Differential Amplifier	<b>640</b>	10.4.1 The High-Frequency Gain Function	<b>739</b>
9.4.3 Input Bias and Offset Currents of the Bipolar Differential Amplifier	<b>643</b>	10.4.2 Determining the 3-dB Frequency $f_H$	<b>740</b>
9.4.4 A Concluding Remark	<b>644</b>	10.4.3 The Method of Open-Circuit Time Constants	<b>743</b>
9.5 The Differential Amplifier with a Current-Mirror Load	<b>644</b>	10.4.4 Application of the Method of Open-Circuit Time Constants to the CS Amplifier	<b>744</b>
9.5.1 Differential to Single-Ended Conversion	<b>644</b>	10.4.5 Application of the Method of Open-Circuit Time Constants to the CE Amplifier	<b>748</b>
9.5.2 The Current-Mirror-Loaded MOS Differential Pair	<b>645</b>	10.5 High-Frequency Response of the Common-Gate and Cascode Amplifiers	<b>748</b>
9.5.3 Differential Gain of the Current-Mirror-Loaded MOS Pair	<b>647</b>	10.5.1 High-Frequency Response of the CG Amplifier	<b>748</b>
9.5.4 The Bipolar Differential Pair with a Current-Mirror Load	<b>651</b>	10.5.2 High-Frequency Response of the MOS Cascode Amplifier	<b>754</b>
9.5.5 Common-Mode Gain and CMRR	<b>655</b>	10.5.3 High-Frequency Response of the Bipolar Cascode Amplifier	<b>759</b>
9.6 Multistage Amplifiers	<b>659</b>	10.6 High-Frequency Response of the Source and Emitter Followers	<b>760</b>
9.6.1 A Two-Stage CMOS Op Amp	<b>659</b>	10.6.1 The Source-Follower Case	<b>761</b>
9.6.2 A Bipolar Op Amp	<b>664</b>	10.6.2 The Emitter-Follower Case	<b>767</b>
Summary	<b>672</b>	10.7 High-Frequency Response of Differential Amplifiers	<b>768</b>
Problems	<b>674</b>	10.7.1 Analysis of the Resistively Loaded MOS Amplifier	<b>768</b>
<b>10 Frequency Response</b>	<b>696</b>	10.7.2 Analysis of the Current-Mirror-Loaded MOS Amplifier	<b>772</b>
Introduction	<b>697</b>	10.8 Other Wideband Amplifier Configurations	<b>778</b>
10.1 Low-Frequency Response of Discrete-Circuit Common-Source and Common-Emitter Amplifiers	<b>699</b>	10.8.1 Obtaining Wideband Amplification by Source and Emitter Degeneration	<b>778</b>
10.1.1 The CS Amplifier	<b>699</b>	10.8.2 The CD-CS, CC-CE, and CD-CE Configurations	<b>781</b>
10.1.2 The Method of Short-Circuit Time-Constants	<b>707</b>	10.8.3 The CC-CB and CD-CG Configurations	<b>786</b>
10.1.3 The CE Amplifier	<b>707</b>	Summary	<b>788</b>
10.2 Internal Capacitive Effects and the High-Frequency Model of the MOSFET and the BJT	<b>711</b>	Problems	<b>789</b>
10.2.1 The MOSFET	<b>711</b>		
10.2.2 The BJT	<b>717</b>		
10.3 High-Frequency Response of the CS and CE Amplifiers	<b>722</b>		
10.3.1 The Common-Source Amplifier	<b>722</b>		
10.3.2 The Common-Emitter Amplifier	<b>728</b>		
10.3.3 Miller's Theorem	<b>732</b>		
10.3.4 Frequency Response of the CS Amplifier When $R_{\text{sig}}$ Is Low	<b>735</b>		
<b>11 Feedback</b>	<b>806</b>		
Introduction	<b>807</b>		
11.1 The General Feedback Structure	<b>808</b>		
11.1.1 Signal-Flow Diagram	<b>808</b>		
11.1.2 The Closed-Loop Gain	<b>809</b>		

11.1.3 The Loop Gain	<b>810</b>	11.9.3 An Alternative Approach for Investigating Stability	<b>887</b>
11.1.4 Summary	<b>814</b>	11.10 Frequency Compensation	<b>889</b>
11.2 Some Properties of Negative Feedback	<b>815</b>	11.10.1 Theory	<b>889</b>
11.2.1 Gain Desensitivity	<b>815</b>	11.10.2 Implementation	<b>891</b>
11.2.2 Bandwidth Extension	<b>816</b>	11.10.3 Miller Compensation and Pole Splitting	<b>892</b>
11.2.3 Interference Reduction	<b>817</b>	Summary	<b>895</b>
11.2.4 Reduction in Nonlinear Distortion	<b>819</b>	Problems	<b>896</b>
11.3 The Feedback Voltage Amplifier	<b>820</b>		
11.3.1 The Series-Shunt Feedback Topology	<b>820</b>		
11.3.2 Examples of Series-Shunt Feedback Amplifiers	<b>821</b>		
11.3.3 Analysis of the Feedback Voltage Amplifier Utilizing the Loop Gain	<b>823</b>		
11.3.4 A Final Remark	<b>828</b>		
11.4 Systematic Analysis of Feedback Voltage Amplifiers	<b>828</b>		
11.4.1 The Ideal Case	<b>829</b>		
11.4.2 The Practical Case	<b>831</b>		
11.5 Other Feedback Amplifier Types	<b>840</b>		
11.5.1 Basic Principles	<b>840</b>		
11.5.2 The Feedback Transconductance Amplifier (Series-Series)	<b>844</b>		
11.5.3 The Feedback Transresistance Amplifier (Shunt-Shunt)	<b>855</b>		
11.5.4 The Feedback Current Amplifier (Shunt-Series)	<b>865</b>		
11.6 Summary of the Feedback Analysis Method	<b>871</b>		
11.7 The Stability Problem	<b>871</b>		
11.7.1 Transfer Function of the Feedback Amplifier	<b>871</b>		
11.7.2 The Nyquist Plot	<b>873</b>		
11.8 Effect of Feedback on the Amplifier Poles	<b>875</b>		
11.8.1 Stability and Pole Location	<b>875</b>		
11.8.2 Poles of the Feedback Amplifier	<b>876</b>		
11.8.3 Amplifier with a Single-Pole Response	<b>877</b>		
11.8.4 Amplifier with a Two-Pole Response	<b>878</b>		
11.8.5 Amplifiers with Three or More Poles	<b>883</b>		
11.9 Stability Study Using Bode Plots	<b>885</b>		
11.9.1 Gain and Phase Margins	<b>885</b>		
11.9.2 Effect of Phase Margin on Closed-Loop Response	<b>886</b>		
12.1 Output Stages	<b>921</b>		
12.1.1 Classification of Output Stages	<b>922</b>		
12.2 Class A Output Stage	<b>923</b>		
12.2.1 Transfer Characteristic	<b>924</b>		
12.2.2 Signal Waveforms	<b>925</b>		
12.2.3 Power Dissipation	<b>926</b>		
12.2.4 Power-Conversion Efficiency	<b>928</b>		
12.3 Class B Output Stage	<b>929</b>		
12.3.1 Circuit Operation	<b>929</b>		
12.3.2 Transfer Characteristic	<b>929</b>		
12.3.3 Power-Conversion Efficiency	<b>930</b>		
12.3.4 Power Dissipation	<b>931</b>		
12.3.5 Reducing Crossover Distortion	<b>933</b>		
12.3.6 Single-Supply Operation	<b>934</b>		
12.4 Class AB Output Stage	<b>935</b>		
12.4.1 Circuit Operation	<b>935</b>		
12.4.2 Output Resistance	<b>937</b>		
12.5 Biasing the Class AB Circuit	<b>940</b>		
12.5.1 Biasing Using Diodes	<b>940</b>		
12.5.2 Biasing Using the $V_{BE}$ Multiplier	<b>942</b>		
12.6 Variations on the Class AB Configuration	<b>945</b>		
12.6.1 Use of Input Emitter Followers	<b>945</b>		
12.6.2 Use of Compound Devices	<b>946</b>		
12.6.3 Short-Circuit Protection	<b>949</b>		
12.6.4 Thermal Shutdown	<b>950</b>		
12.7 CMOS Class AB Output Stages	<b>950</b>		
12.7.1 The Classical Configuration	<b>950</b>		
12.7.2 An Alternative Circuit Utilizing Common-Source Transistors	<b>953</b>		
12.8 IC Power Amplifiers	<b>961</b>		
12.8.1 A Fixed-Gain IC Power Amplifier	<b>962</b>		

12.8.2 The Bridge Amplifier	<b>966</b>
12.9 Class D Power Amplifiers	<b>967</b>
12.10 Power Transistors	<b>971</b>
12.10.1 Packages and Heat Sinks	<b>971</b>
12.10.2 Power BJTs	<b>972</b>
12.10.3 Power MOSFETs	<b>974</b>
12.10.4 Thermal Considerations	<b>976</b>
Summary	<b>982</b>
Problems	<b>983</b>

## **13 Operational-Amplifier Circuits 994**

Introduction	<b>995</b>
13.1 The Two-Stage CMOS Op Amp	<b>996</b>
13.1.1 The Circuit	<b>997</b>
13.1.2 Input Common-Mode Range and Output Swing	<b>998</b>
13.1.3 DC Voltage Gain	<b>999</b>
13.1.4 Common-Mode Rejection Ratio (CMRR)	<b>1001</b>
13.1.5 Frequency Response	<b>1002</b>
13.1.6 Slew Rate	<b>1007</b>
13.1.7 Power-Supply Rejection Ratio (PSRR)	<b>1008</b>
13.1.8 Design Trade-Offs	<b>1009</b>
13.1.9 A Bias Circuit for the Two-Stage CMOS Op Amp	<b>1010</b>
13.2 The Folded-Cascode CMOS Op Amp	<b>1016</b>
13.2.1 The Circuit	<b>1016</b>
13.2.2 Input Common-Mode Range and Output Swing	<b>1018</b>
13.2.3 Voltage Gain	<b>1020</b>
13.2.4 Frequency Response	<b>1021</b>
13.2.5 Slew Rate	<b>1022</b>
13.2.6 Increasing the Input Common-Mode Range: Rail-to-Rail Input Operation	<b>1024</b>
13.2.7 Increasing the Output Voltage Range: The Wide-Swing Current Mirror	<b>1026</b>
13.3 The 741 BJT Op Amp	<b>1028</b>
13.3.1 The 741 Circuit	<b>1028</b>
13.3.2 DC Analysis	<b>1032</b>
13.3.3 Small-Signal Analysis	<b>1038</b>
13.3.4 Frequency Response	<b>1051</b>
13.3.5 Slew Rate	<b>1053</b>
13.4 Modern Techniques for the Design of BJT Op Amps	<b>1054</b>

13.4.1 Special Performance Requirements	<b>1054</b>
13.4.2 Bias Design	<b>1056</b>
13.4.3 Design of the Input Stage to Obtain Rail-to-Rail $V_{ICM}$	<b>1058</b>
13.4.4 Common-Mode Feedback to Control the DC Voltage at the Output of the Input Stage	<b>1064</b>
13.4.5 Output-Stage Design for Near Rail-to-Rail Output Swing	<b>1069</b>
13.4.6 Concluding Remark	<b>1073</b>
Summary	<b>1073</b>
Problems	<b>1074</b>

## **PART III DIGITAL INTEGRATED CIRCUITS 1086**

### **14 CMOS Digital Logic Circuits 1088**

Introduction	<b>1089</b>
14.1 CMOS Logic-Gate Circuits	<b>1090</b>
14.1.1 Switch-Level Transistor Model	<b>1090</b>
14.1.2 The CMOS Inverter	<b>1091</b>
14.1.3 General Structure of CMOS Logic	<b>1091</b>
14.1.4 The Two-Input NOR Gate	<b>1094</b>
14.1.5 The Two-Input NAND Gate	<b>1095</b>
14.1.6 A Complex Gate	<b>1096</b>
14.1.7 Obtaining the PUN from the PDN and Vice Versa	<b>1096</b>
14.1.8 The Exclusive-OR Function	<b>1097</b>
14.1.9 Summary of the Synthesis Method	<b>1098</b>
14.2 Digital Logic Inverters	<b>1100</b>
14.2.1 The Voltage-Transfer Characteristic (VTC)	<b>1100</b>
14.2.2 Noise Margins	<b>1101</b>
14.2.3 The Ideal VTC	<b>1103</b>
14.2.4 Inverter Implementation	<b>1103</b>
14.3 The CMOS Inverter	<b>1114</b>
14.3.1 Circuit Operation	<b>1114</b>
14.3.2 The Voltage-Transfer Characteristic (VTC)	<b>1117</b>
14.3.3 The Situation When $Q_N$ and $Q_P$ Are Not Matched	<b>1120</b>
14.4 Dynamic Operation of the CMOS Inverter	<b>1125</b>

14.4.1 Propagation Delay	<b>1125</b>	15.3.7 Concluding Remarks	<b>1190</b>
14.4.2 Determining the Propagation Delay of the CMOS Inverter	<b>1129</b>	15.4 Pass-Transistor Logic Circuits	<b>1192</b>
14.4.3 Determining the Equivalent Load Capacitance $C$	<b>1136</b>	15.4.1 An Essential Design Requirement	<b>1193</b>
14.5 Transistor Sizing	<b>1139</b>	15.4.2 Operation with NMOS Transistors as Switches	<b>1194</b>
14.5.1 Inverter Sizing	<b>1139</b>	15.4.3 Restoring the Value of $V_{OH}$ to $V_{DD}$	<b>1198</b>
14.5.2 Transistor Sizing in CMOS Logic Gates	<b>1141</b>	15.4.4 The Use of CMOS Transmission Gates as Switches	<b>1199</b>
14.5.3 Effects of Fan-In and Fan-Out on Propagation Delay	<b>1145</b>	15.4.5 Examples of Pass-Transistor Logic Circuits	<b>1206</b>
14.5.4 Driving a Large Capacitance	<b>1146</b>	15.4.6 A Final Remark	<b>1208</b>
14.6 Power Dissipation	<b>1149</b>	15.5 Dynamic MOS Logic Circuits	<b>1208</b>
14.6.1 Sources of Power Dissipation	<b>1149</b>	15.5.1 The Basic Principle	<b>1209</b>
14.6.2 Power-Delay and Energy-Delay Products	<b>1152</b>	15.5.2 Nonideal Effects	<b>1212</b>
Summary	<b>1154</b>	15.5.3 Domino CMOS Logic	<b>1216</b>
Problems	<b>1156</b>	15.5.4 Concluding Remarks	<b>1217</b>
<b>15 Advanced Topics in Digital Integrated-Circuit Design</b>	<b>1166</b>	15.6 Bipolar and BiCMOS Logic Circuits	<b>1217</b>
Introduction	<b>1167</b>	15.6.1 Emitter-Coupled Logic (ECL)	<b>1218</b>
15.1 Implications of Technology Scaling: Issues in Deep-Submicron Design	<b>1168</b>	15.6.2 BiCMOS Digital Circuits	<b>1223</b>
15.1.1 Silicon Area	<b>1169</b>	Summary	<b>1226</b>
15.1.2 Scaling Implications	<b>1169</b>	Problems	<b>1227</b>
15.1.3 Velocity Saturation	<b>1171</b>		
15.1.4 Subthreshold Conduction	<b>1177</b>		
15.1.5 Temperature, Voltage, and Process Variations	<b>1178</b>		
15.1.6 Wiring: The Interconnect	<b>1178</b>		
15.2 Digital IC Technologies, Logic-Circuit Families, and Design Methodologies	<b>1179</b>		
15.2.1 Digital IC Technologies and Logic-Circuit Families	<b>1180</b>		
15.2.2 Styles for Digital System Design	<b>1182</b>		
15.2.3 Design Abstraction and Computer Aids	<b>1182</b>		
15.3 Pseudo-NMOS Logic Circuits	<b>1183</b>		
15.3.1 The Pseudo-NMOS Inverter	<b>1183</b>		
15.3.2 Static Characteristics	<b>1184</b>		
15.3.3 Derivation of the VTC	<b>1186</b>		
15.3.4 Dynamic Operation	<b>1188</b>		
15.3.5 Design	<b>1189</b>		
15.3.6 Gate Circuits	<b>1189</b>		
<b>16 Memory Circuits</b>	<b>1236</b>		
Introduction	<b>1237</b>		
16.1 Latches and Flip-Flops	<b>1238</b>		
16.1.1 The Latch	<b>1238</b>		
16.1.2 The SR Flip-Flop	<b>1240</b>		
16.1.3 CMOS Implementation of SR Flip-Flops	<b>1241</b>		
16.1.4 A Simpler CMOS Implementation of the Clocked SR Flip-Flop	<b>1247</b>		
16.1.5 D Flip-Flop Circuits	<b>1247</b>		
16.2 Semiconductor Memories: Types and Architectures	<b>1249</b>		
16.2.1 Memory-Chip Organization	<b>1250</b>		
16.2.2 Memory-Chip Timing	<b>1252</b>		
16.3 Random-Access Memory (RAM) Cells	<b>1253</b>		
16.3.1 Static Memory (SRAM) Cell	<b>1253</b>		
16.3.2 Dynamic Memory (DRAM) Cell	<b>1260</b>		
16.4 Sense Amplifiers and Address Decoders	<b>1262</b>		
16.4.1 The Sense Amplifier	<b>1263</b>		

16.4.2 The Row-Address Decoder	<b>1271</b>	17.6.1 The Antoniou Inductance-Simulation Circuit	<b>1322</b>
16.4.3 The Column-Address Decoder	<b>1273</b>	17.6.2 The Op Amp-RC Resonator	<b>1323</b>
16.4.4 Pulse-Generation Circuits	<b>1274</b>	17.6.3 Realization of the Various Filter Types	<b>1325</b>
16.5 Read-Only Memory (ROM)	<b>1276</b>	17.6.4 The All-Pass Circuit	<b>1325</b>
16.5.1 A MOS ROM	<b>1276</b>	17.7 Second-Order Active Filters Based on the Two-Integrator-Loop Topology	<b>1330</b>
16.5.2 Mask Programmable ROMs	<b>1278</b>	17.7.1 Derivation of the Two-Integrator-Loop Biquad	<b>1330</b>
16.5.3 Programmable ROMs (PROMs, EPROMs, and Flash)	<b>1279</b>	17.7.2 Circuit Implementation	<b>1332</b>
16.6 CMOS Image Sensors	<b>1281</b>	17.7.3 An Alternative Two-Integrator-Loop Biquad Circuit	<b>1334</b>
Summary	<b>1282</b>	17.7.4 Final Remarks	<b>1335</b>
Problems	<b>1283</b>	17.8 Single-Amplifier Biquadratic Active Filters	<b>1336</b>
<b>PART IV FILTERS AND OSCILLATORS 1288</b>			
<b>17 Filters and Tuned Amplifiers</b>	<b>1290</b>	17.8.1 Synthesis of the Feedback Loop	<b>1336</b>
Introduction	<b>1291</b>	17.8.2 Injecting the Input Signal	<b>1339</b>
17.1 Filter Transmission, Types, and Specification	<b>1292</b>	17.8.3 Generation of Equivalent Feedback Loops	<b>1341</b>
17.1.1 Filter Transmission	<b>1292</b>	17.9 Sensitivity	<b>1344</b>
17.1.2 Filter Types	<b>1293</b>	17.10 Transconductance-C Filters	<b>1347</b>
17.1.3 Filter Specification	<b>1293</b>	17.10.1 Methods for IC Filter Implementation	<b>1347</b>
17.2 The Filter Transfer Function	<b>1296</b>	17.10.2 Transconductors	<b>1348</b>
17.3 Butterworth and Chebyshev Filters	<b>1300</b>	17.10.3 Basic Building Blocks	<b>1349</b>
17.3.1 The Butterworth Filter	<b>1300</b>	17.10.4 Second-Order $G_m$ -C Filter	<b>1351</b>
17.3.2 The Chebyshev Filter	<b>1304</b>	17.11 Switched-Capacitor Filters	<b>1354</b>
17.4 First-Order and Second-Order Filter Functions	<b>1307</b>	17.11.1 The Basic Principle	<b>1354</b>
17.4.1 First-Order Filters	<b>1308</b>	17.11.2 Practical Circuits	<b>1356</b>
17.4.2 Second-Order Filter Functions	<b>1311</b>	17.11.3 Final Remarks	<b>1359</b>
17.5 The Second-Order LCR Resonator	<b>1316</b>	17.12 Tuned Amplifiers	<b>1359</b>
17.5.1 The Resonator Natural Modes	<b>1316</b>	17.12.1 The Basic Principle	<b>1360</b>
17.5.2 Realization of Transmission Zeros	<b>1317</b>	17.12.2 Inductor Losses	<b>1362</b>
17.5.3 Realization of the Low-Pass Function	<b>1317</b>	17.12.3 Use of Transformers	<b>1363</b>
17.5.4 Realization of the High-Pass Function	<b>1319</b>	17.12.4 Amplifiers with Multiple Tuned Circuits	<b>1365</b>
17.5.5 Realization of the Bandpass Function	<b>1319</b>	17.12.5 The Cascode and the CC-CB Cascade	<b>1366</b>
17.5.6 Realization of the Notch Functions	<b>1319</b>	17.12.6 Synchronous Tuning and Stagger Tuning	<b>1367</b>
17.5.7 Realization of the All-Pass Function	<b>1321</b>	Summary	<b>1368</b>
17.6 Second-Order Active Filters Based on Inductor Replacement	<b>1322</b>	Problems	<b>1369</b>
<b>18 Signal Generators and Waveform-Shaping Circuits</b>	<b>1378</b>		
Introduction	<b>1379</b>		
18.1 Basic Principles of Sinusoidal Oscillators	<b>1380</b>		

18.1.1 The Oscillator Feedback Loop	<b>1380</b>
18.1.2 The Oscillation Criterion	<b>1381</b>
18.1.3 Analysis of Oscillator Circuits	<b>1382</b>
18.1.4 Nonlinear Amplitude Control	<b>1385</b>
18.1.5 A Popular Limiter Circuit for Amplitude Control	<b>1386</b>
18.2 Op Amp–RC Oscillator Circuits	<b>1388</b>
18.2.1 The Wien-Bridge Oscillator	<b>1388</b>
18.2.2 The Phase-Shift Oscillator	<b>1391</b>
18.2.3 The Quadrature Oscillator	<b>1392</b>
18.2.4 The Active-Filter-Tuned Oscillator	<b>1394</b>
18.2.5 A Final Remark	<b>1396</b>
18.3 LC and Crystal Oscillators	<b>1396</b>
18.3.1 The Colpitts and Hartley Oscillators	<b>1396</b>
18.3.2 The Cross-Coupled LC Oscillator	<b>1400</b>
18.3.3 Crystal Oscillators	<b>1402</b>
18.4 Bistable Multivibrators	<b>1404</b>
18.4.1 The Feedback Loop	<b>1405</b>
18.4.2 Transfer Characteristic of the Bistable Circuit	<b>1406</b>
18.4.3 Triggering the Bistable Circuit	<b>1407</b>
18.4.4 The Bistable Circuit as a Memory Element	<b>1407</b>
18.4.5 A Bistable Circuit with Noninverting Transfer Characteristic	<b>1408</b>
18.4.6 Application of the Bistable Circuit as a Comparator	<b>1409</b>
18.4.7 Making the Output Levels More Precise	<b>1411</b>
18.5 Generation of Square and Triangular Waveforms Using Astable Multivibrators	<b>1412</b>
18.5.1 Operation of the Astable Multivibrator	<b>1413</b>
18.5.2 Generation of Triangular Waveforms	<b>1415</b>
18.6 Generation of a Standardized Pulse: The Monostable Multivibrator	<b>1417</b>
18.7 Integrated-Circuit Timers	<b>1419</b>
18.7.1 The 555 Circuit	<b>1419</b>
18.7.2 Implementing a Monostable Multivibrator Using the 555 IC	<b>1420</b>
18.7.3 An Astable Multivibrator Using the 555 IC	<b>1420</b>
18.8 Nonlinear Waveform-Shaping Circuits	<b>1424</b>
18.8.1 The Breakpoint Method	<b>1424</b>
18.8.2 The Nonlinear-Amplification Method	<b>1426</b>
Summary	<b>1428</b>
Problems	<b>1428</b>

Index IN-1