



EECS 105 – Microelectronic Devices and Circuits

Spring 2001,
Dept. EECS,
UC Berkeley

Prof. A. R. Neureuther
510 Cory 642-4590

Office Hours M11, (Tu2), W2, Th2, F11

Course Web Site <http://www-inst.EECS.Berkeley.EDU/~ee105/>

Homework Assignment # 5, Due *Wednesday* February 21, 2001


This is a shortened homework due to Presidents Day and Wednesday due date.

Use the following parameters for all MOSFET devices.

NMOS	PMOS
$\mu_n C_{ox} = 50 \mu A/V^2$	$\mu_p C_{ox} = 25 \mu A/V^2$
$V_{T0n} = 1.0V$	$V_{T0p} = -1.0V$
$\gamma_n = 0.6V^{1/2}$	$\gamma_p = 0.6V^{1/2}$
$\lambda_n = (0.1/L)V^{-1}$ L in μm	$\lambda_p = (0.1/L)V^{-1}$ L in μm
$\phi_p = -0.42$	$\phi_n = 0.42$

5.1) Body effect and channel length modulation of MOS transistors.


Consider the following circuit:



- Find the width of the transistor that will cause it to be at the transition between triode and saturation. Be sure to include the body effect.
- With the width found in part a, determine the source to drain current.
- If the width of the transistor is doubled from part a (but W/L ratio remains constant), what region of operation will the transistor be in? Your argument should be symbolic – don't calculate any values.
- Double the width you found in part a and then find the new source to drain current. This equation is messy – you probably want to iteratively solve for it, using your answer from part b as an initial guess.
- Draw the small signal equivalent for the double width version of this circuit and label all components. Consider the 4 volts on the gate to be the DC component of a source that also has a small signal AC component, V_{small} . You do not need to include any of the small signal capacitances.

5.2) CMOS amplifier.

Consider the following circuit with PMOS sizing of $46\mu\text{m}/10\mu\text{m}$ and NMOS sizing of $42\mu\text{m}/10\mu\text{m}$:



- Considering only the PMOS transistor in isolation, plot current in the PMOS device (source to drain) versus V_{out} for $V_{in} = 2$ volts and label important values. Limit V_{out} to values that place the PMOS transistor into saturation.
- Considering only the NMOS transistor in isolation, plot current in the NMOS device (drain to source) versus V_{out} and label important values. Limit V_{out} to values that keep the NMOS transistor out of cutoff.
- Considering the whole circuit, find V_{out} when $V_{in} = 2$ volts.
- Draw and label the small-signal circuit for this bias point and find the voltage gain. Consider V_{in} to have a small signal component. You do not need to include any of the small signal capacitances.